

## CFP Kit Interconnects' Manual

### Full MSA Compliant CFP 100 Gb/s Electrical Passive Loopback



ML4013

Full MSA 100/40G CFP Compliance Master Passive Host



**ML4018** 

Full MSA 100/40G CFP Compliance Break-Out Module



ML4014

User Manual for the CFP 100 Gb/s Electrical Passive Loopback, CFP Master Host & the CFP Break-Out modules User Manual Version 0.3.2 Product Model Numbers: ML4013, ML4018, ML4014.



Copyright © MultiLane SAL. All rights reserved. Licensed software products are owned by MultiLane SAL or its suppliers and are protected by United States copyright laws and international treaty provisions.

Use, duplication, or disclosure by the Government is subject to restrictions as set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause at DFARS 252.227-7013, or subparagraphs (c)(1) and

(2) of the Commercial Computer Software -- Restricted Rights clause at FAR 52.227-19, as applicable.

MultiLane, S.A.L., Houmal Technology Park, Houmal

ML4013, ML4014 and ML4018 hardware are registered trademarks of MultiLane, S.A.L.



## Contents

1. 2. 3.	Required Glossary Preface	Tools of Terms/ Acronyms			9 9 9
3.1	About T	his Manual			9
4. Pr	oducts Desc	pription			9
			4.1	Overview	9
5. M	L4013 User	Guide Manual			.11
5.1	ML4013	Ben efite			.11
	5.1.1	Benefits		••••••	11
	5.1.2	LED Indicator		•••••	11
	5.1.3	Applications		••••••	12
	5.1.4	Operation Conditions		••••••	12
	5.1.1	Plugging the CFP Loopback module into the Host			12
5.2	General	Description			.13
5.3	Interface	e Architecture			. 14
5.4	MSA Sp	pecifications			.15
	5.4.1	Overview of CFP management Interface			15
5.5	ML4013	CFP Loopback Module Specifications			.16
	5.5.1	CFP Initialization sequence			16
	5.5.2	MDIO SIGNALS, addressing and frame structure			17
	5.5.3	CFP Register Set			18
	5.5.4	User NVR Restore and Save Functions (0xA004)			20
	5.5.5	PRG_ALRMs			20
	5.5.6	Temperature Monitoring			20
	5.5.7	Programmable Power Dissipation & Thermal Emulation			22
	5.5.8	Insertion Counter			22
	5.5.9	Module Control and Status Registers			23
	5.5.10	RX_LOS			23
5.6	CFP Pas	sive Loopback Pin Map			.24
6. M	L4018 CFP	Host Programming Manual			.30
			6.1	Introduction	30
	6.1.1	Key Features			30 3 / 74

	6.1.2	Benefits			30
	6.1.3	Applications			30
	6.1.4	Software Capabilities			30
	6.1.5	Power Requirements	•••••		30
6.2	Package	Contents			31
			6.3	Installation	32
	6.3.1	USB Driver Installation on Windows XP			32
6.4	CFP Ho	st Led Indicators			34
6.5	Commu	nication Window			35
6.6	Graphic	al User Interface Section			37
	6.6.1	Monitor			38
	II- Modu	le Fault and Status			41
	I-Netwo	rk Lane Alarms and Warnings			42
	II- Modu	le Alarms and Warnings			43
	III- Meas	urements			44
	6.6.2	Interrupt Masks			45
	6.6.3	Module Command/Setup			46
	III - Mod	ule Bi-/Uni Directional Operating mode select			49
	6.6.5	Controls			50
	6.6.6	Identification			55
	6.6.7	Load/Save MSA			64
	6.6.8	CFP Module Vendor I/O pins			64
6.7	Addition	nal Control			66
	6.7.1	Changing Port Address			66
	6.7.2	Additional GUI tabs			67
7. 8.	CFP Looj ML4014	pback plugged into the CFP Host CFP Break-Out			71 73
8.1	Product	description			73
		8.	1.1	Overview	73
		8.	1.2	Features	73
		8.	1.3	Applications	73

CFP Electrical Passive Loopback | CFP Electrical Passive Host | CFP Break-Out User Manual

8.2	2 Inst	alling the CFP break out module	47374
9.	Manual R	Revision History	74



## List of Figures

Figure 1: CFP Loop Back with shell opened	11
Figure 2: CFP Passive Loop Back Block Diagram	13
Figure 3 CFP Initialization sequence	16
Figure 4 CFP MDIO Management Frame Structure	
Figure 5 CFP Pin Map Orientation	25
Figure 6. CFP Host Fixture	
Figure 7: USB driver installation	
Figure 8: USB driver installation Advanced	
Figure 9: USB driver location, Figure 10: USB driver folder	
Figure 11: USB driver installation Finish	
Figure 12. CFP Host Leds Indicators	
Figure 13 Communication Window: Main Interface used for initial communication with host	35
Figure 14 MSA Compliant Startup Sequence	35
Figure 15 Communication status box showing a connection error	
Figure 16 Communication status box showing successful connection	
Figure 17 Communication status box when connected to host but no module is plugged	
Figure 18 GUI tabs	
Figure 19 Monitor Window	
Figure 20 PRG_ALRMs window	
Figure 21 Interrupt Flags: Channel Status Window	
Figure 22 CFP MSA memory map for Network Lane n Fault and Status registers	40
Figure 23 Network Lane n Fault and Status corresponding LEDs	40
Figure 24 CFP MSA Module General Status and FAWS Registers	41
Figure 25 Module General Status and Fault corresponding LEDs	41
Figure 26 Network Lane n Alarm and Warning Registers	
Figure 27 Network Lane n Alarms and Warnings LEDs	
Figure 28 Module Alarms and Warnings Register	
Figure 29 Module Alarms and Warnings LEDs	
Figure 30 Measurement window	
Figure 31 Interrupt Masks screen	
Figure 32 Module Command/Setup screen	
Figure 33 CFP MSA PRG_CNTLs Function Select (A005h, A006, A007h) registers	
Figure 34 Programmable Control Functions	
Figure 35 CFP MSA PRG_ALRMs Source Select (A008h, A009h, A00Ah) registers	
Figure 36 Programmable Alarm Sources	
Figure 37 Controls Screen	
Figure 38 CFP MSA Module General Control Register A010	
Figure 39 CFP MSA Individual Network Lane TX_DIS Control Register	
Figure 40 CFP MSA Network Lane TX Control Register	
Figure 41 CFP MSA Network Lane RX Control Register	
Figure 42. CFP MSA Host Lane Control	
Figure 43 Identification screen.	
Figure 44 Load/Save MSA screen	
Figure 45. VND IO Tab	
Figure 46 GUI Header	
Figure 4 / Maintenance window	
Figure 48 Additional tabs	
rigure 49 i litesnoid registers	



Figure 50 Threshold registers MSA memory map	69
Figure 51 DVT tab	70
Figure 52: CFP Loopback plugged into the Host	71
Figure 53. VND_IO_A & VND_IO_J	71



## List of Tables

Table 1 Recommended Operation Conditions	
Table 2 MDIO Physical Port Address	
Table 3. CFP Register Set	
Table 4. Alarm Sources	
Table 5: Alarm / Warning Threshold Registers	
Table 6: Module Temperature Alarms and Warnings	
Table 7 Module Analog A/D Temperature Value Register	
Table 8. PWM	
Table 9 Module Control/State Registers	
Table 10: Control Pins	
Table 11: Management interface pins	
Table 12: Pin Description	



## 1. Required Tools

You need these tools to install the CFP transceiver modules:

• Wrist strap or other personal grounding device to prevent ESD occurrences.

## 2. Glossary of Terms/ Acronyms

MSA: Multi Source Agreement. NVR: Non Volatile Registers. NVM: Non Volatile Memory.

## 3. Preface

This is the user manual of the CFP Electrical Passive Loopback along with the CFP Passive Host Module. It covers the following information:

- The MultiLane CFP MSA values as they are organized in the "CFP MSA Management Interface Specification" data sheet REV1.4.
- Describes the capabilities of the instrument: how to manage its operation.

## 3.1 About This Manual

This manual is composed of the following sections:

- Getting started introduces you an overview, the features, capabilities, benefits, applications and the
  reference documents used in the development of this product.
- Recommended Operating Conditions, led indications, a summary and the MSA Memory MAP.

## 4. Products Description

### 4.1 Overview

Our **CFP Electrical Loopback** is packaged in a standard MSA housing compatible with all CFP ports. Used for testing CFP transceiver ports, and provides an easy method of servers and blades testing instead of using optical modules. Transmitted data through the host is electrically routed, (internal to the loopback module), to the receive data inputs and back to the host.

- It provides an economical way to exercise CFP ports during R&D validation, production testing, and field testing.
- The ML4013 provides 10 lanes using a customer supplied +3.3V voltage supply.

Our **100G/40G CFP Compliant Host** test board **ML4018** is designed to provide an efficient and easy method of programming and testing 40/100G CFP modules.

The ML4018 comes complete with operations software and user manual to enable intuitive testing.
 As well as designed to simulate an ideal environment for CFP module testing. These properties make the



host board as electrically transparent as maximum, allowing a more accurate assessment of the modules' performance.

The ML4013 can be used alone along with the customer Host tool, or with our ML4018 CFP Host to ensure a complete test solution is provided.



## 5. ML4013 User Guide Manual

## 5.1 ML4013 Key Features

- -10 TX & 10 RX Lanes, high-speed signals.
- High performance Signal Integrity traces.
- MSA compliant Digital Diagnostic and Monitoring Interface (DDMI).
- 3 Status LED indicator.
- Built with advanced Rogers<sup>TM</sup> material.
- Temperature sensing.
- Power consumption control (PWM).
- Hot Pluggable module.

- Cut-off temperature automatically switches the module to low power state to avoid overheating, when used with ML4018 CFP Host.



Figure 1: CFP Loop Back with shell opened

#### 5.1.1 Benefits

- Economical CFP Port Testing
- Custom Memory Maps
- Board Level System Testing

#### 5.1.2 LED Indicator

**Green (Solid)** - Signifies that the module is operating in high power permitted mode as defined by the CFP MSA specification.

Amber (Solid) - Signifies the module is operating in low power mode as defined by the CFP MSA specification.

Green/Amber (Blinking) - Signifies that the module is overheated and the temperature high alarm is asserted.



#### 5.1.3 Applications

- Electro module testing and Characterization.
- Servers and blades testing.

#### 5.1.4 Operation Conditions

Parameter	Symbol	Notes/Conditions	Min	Тур	Max	Units
Operating Temperature	T <sub>A</sub>		0		80	°C
+3.3V Supply Voltage	VCC	Main Supply Voltage		3.3		V
Data Rate	$R_{b}$	Guaranteed to work at 10Gbps per lane, achieving a total rate of 100Gbps		100		Gbps
Power Class						
4					$\leq 26W$	

Table 1	Recommended	Operation	Conditions
---------	-------------	-----------	------------

#### 5.1.1 Plugging the CFP Loopback module into the Host

**CAUTION.** The CFP transceiver module is a static-sensitive device. Always use an ESD wrist strap or similar individual grounding device when handling CFP transceiver modules or coming into contact with system modules.

To install a CFP transceiver module, follow these steps:

1. Attach an ESD wrist strap to yourself on one end and a properly grounded point on the chassis or the rack on the other end.

2. The CFP transceiver module is located inside its metallic shell.

3. Hold the shell so that the identifier label is on the top.

4. Align the CFP shell in front of the module's transceiver socket opening.

5. Carefully slide the CFP shell into the socket until the transceiver makes contact with the socket electrical connector.



## 5.2 General Description





Figure 2: CFP Passive Loop Back Block Diagram

The CFP passive loop back module contains 10 transmitting and receiving channels that circulate signals between the CFP Host and the Loop Back board.

From a hardware point of view, CFP Management Interface consists of 8 hardware signals: 2 hardware signals of MDC and MDIO, 5 hardware signals of Port Address, and 1 hardware signal GLB\_ALRMn. MDC is the MDIO Clock line driven by the Host and MDIO is the bi-directional data line driven by both the Host and module depending upon the data directions.

From a software/protocol point of view, CFP Management Interface consists of the MDIO management frame, a set of CFP registers, and a set of rules for host control, module initialization, and signal exchange between these two.



## 5.3 Interface Architecture

A dedicated MDIO logic block in the CFP module to handle the high rate MDIO data and a CFP register set that is divided into two register groups, the Non-Volatile Registers (NVR) and the Volatile Registers (VR). The NVRs are connected to a Non-Volatile Memory device for ID/Configuration data storage. Over the internal bus system, the VRs are connected to a device that executes the Host control commands and reports various Digital Diagnostic Monitoring (DDM) data. Note in the rest of this documentation, independent of implementation, CFP registers are also referred as NVRs or VRs.

Our CFP module ML4013 specifications are the following:

a) Supports of MDC rate up to 4MHz.

b) Supports MDIO Device Address 1 only, among 32 available addresses.

CFP registers use fast memory to shadow the NVM data and the DDM data. The shadow registers decouple the Host-side timing requirements from the module's internal processing, timing, and hardware control circuit introduced latency.

CFP shadow register set meets the following requirements:

a) It supports dual access from the Host and from module internal operations such as NVM and DDM data transfers.

b) It supports continuous Host access (read and write) with fast access memory at maximum MDC rate of 4 MHz.

c) It allows the uploading of NVM content into the CFP register shadow during module initialization. The data saving from CFP register shadow to NVM is supported.

d) It supports the DDM data update periodically during the whole operation of the module. The maximum data refresh period is 1ms (real time temperature monitoring).

e) It supports the whole CFP register set including all NVRs and VRs.

f) Incomplete or otherwise corrupted MDIO bus transactions are purged from memory and disregarded.

g) The port address shall be allowed to change in fly without a module reset.



## 5.4 MSA Specifications

#### 5.4.1 Overview of CFP management Interface

It is the main communication interface between a Host and a CFP module. Host uses the interface to control and monitor the start up, shutdown, and normal operation of the module. This interface operates over a set of hardware pins through the CFP module connector and software based protocols (the primary protocol is specified using MDIO bus structure).

From a software / protocol point of view the CFP management interface consists of the MDIO management frame, registers, rules for host control, module initialization, and signal exchange between the module and host. Moreover, according to hardware the CFP management interface consists of eight hardware signals: 2 of MDC and MDIO, 5 of ports PRTADR0-5 and 1 GLB\_ALRMn, where MDC is the MDIO clock driven by the host and MDIO is the bidirectional data driven by both host and module.



## 5.5 ML4013 CFP Loopback Module Specifications

#### 5.5.1 CFP Initialization sequence

Here is the Startup sequence for the ML4013 CFP module:



Figure 3 CFP Initialization sequence

MOD\_RSTs assertion causes CFP module to reset, at this stage MDIO interface will be held at high impedance state, the Host will read 'FFFF'h, from any address, while host write operations will have no effect.

Upon the de-assertion of MOD\_RSTs, CFP module exists to initialize state which is a transient state.

#### The Initialization time required is 2 seconds.

When Initialization state is done, CFP module will enter Low-Power state, at this point MDIO becomes available for R/W operations.



#### GLB\_ALRM

Below is the flowchart for GLB\_ALRM signal during CFP states transitions :



GLB \_ALRM is de-asserted during Reset and Initialize state, it is asserted in Low-Power, High-Powerup, Tx-Off and TX-Turn-on states, then de-asserted again when ready state is reached. GLB\_ALRMn is the hardware pin, and is the inverse of GLB\_ALRM.

#### 5.5.2 MDIO SIGNALS, addressing and frame structure

As per the port address used, the module will work on any MDIO Physical port address which can be set by the HW input signals PRTADR[4:0]. So when using 2 or more CFP slots, each of them can be configured to a different Port Address.

PRTADR0	MDIO Physical Port address bit 0
PRTADR1	MDIO Physical Port address bit 1
PRTADR2	MDIO Physical Port address bit 2
PRTADR3	MDIO Physical Port address bit 3
PRTADR4	MDIO Physical Port address bit 4

#### **Table 2 MDIO Physical Port Address**

The MDIO Device Address consists of 5 bits that are sent in MDIO frames, CFP MSA specifies that CFP register Set should be available only on Device Address = 1.





## Figure 4 CFP MDIO Management Frame Structure

ST = start bits (2 bits), OP = operation code (2 bits), PHYADR = physical port address (5 bits), DEVADD = MDIO device address (or called device type, 5 bits), TA = turn around bits (2 bits), 16-bit ADDRESS/DATA is the payload.

As per the GLB\_ALRM, the corresponding HW signal GLB\_ALRMn will be set to one once Initialize state is done.

#### 5.5.3 CFP Register Set

All registers from 0x8000 to 0x A47F are supported in memory map (Refer to table 1), the set of registers starting from 0x8000 to 0x9F00 are implemented as NVR registers, all these registers are always read from NVM during initialization and mapped to corresponding address.

All VR (Volatile Registers) from 0xA000 to 0xA47F are set to zero upon module power up.

The NVR values are saved to NVM by calling the SAVE NVR function. The base ID registers are initially set, but user can change as desired.

CFP Register Allocation						
Starting Address in Hex	Starting Address in Hex         Ending Address Type         Access Allocated Size         Data Bit Width         Table Name and Description					
8000	807F	RO	128	8	CFP NVR 1. Basic ID registers.	
8080	80FF	RO	128	8	CFP NVR 2. Extended ID registers.	
8100	817F	RO	128	8	CFP NVR 3. Network lane specific registers.	
8180	81FF	RO	128	8	CFP NVR 4.	
8200	83FF	RO	4x128	N/A	MSA Reserved.	
8400	847F	RO	128	8	Vendor NVR 1. Vendor data registers.	
8480	84FF	RO	128	8	Vendor NVR 2. Vendor data registers.	
8500	87FF	RO	6x128	N/A	Reserved by CFP MSA.	
8800	887F	R/W	128	8	User NVR 1. User data registers.	
8880	88FF	R/W	128	8	User NVR 2. User data registers.	
8900	8EFF	RO	12x128	N/A	Reserved by CFP MSA.	
8F00	8FFF	N/A	2x128	N/A	Reserved for User private use.	
9000	9FFF	RO	4096	N/A	Reserved for vendor private use.	
A000	A07F	R/W	128	16	CFP Module VR 1. CFP Module level control and DDM registers.	
A080	A0FF	RO	128	16	Reserved by CFP MSA.	
A100	A1FF	RO	2x128	N/A	Reserved by CFP MSA.	
A200	A27F	R/W	128	16	Network Lane VR 1. Network lane specific registers.	
A280	A2FF	R/W	128	16	Network Lane VR 2. Network lane specific registers.	
A300	A3FF	RO	2x128	N/A	Reserved by CFP MSA.	
A400	A47F	R/W	128	16	Host Lane VR 1. Host lane specific registers.	

 Table 3. CFP Register Set



#### 5.5.4 User NVR Restore and Save Functions (0xA004)

To write permanently to User NVR registers ( $0x8000 \rightarrow 0x9F00$ ) Host shall use the "Save" function to store the shadowed data into underlying NVM. The host only needs to perform a single Save operation to copy the entire User NVR shadow registers to the underlying NVM after finishing the editing the data.

Upon power-up or reset the User NVR shadow registers are "Restored" with NVM values. Note that the Restore function will overwrite the NVR shadow registers, losing any host-written values in them that have occurred since the last Save to the underlying NVM.

The NVR Access Control Register (A004h) provides the Save functions for Host to save the User NVRs content. Bit 5 in NVR Access Control Register is designated for User NVR save command.

A "1" written to bit 5 initiates a User NVR Save.

So to call the user NVR save command user can write 0x0020 into register 0xA004. The Save NVR duration is around 2 seconds. When this function is called it should be followed by a 2 second delay. During this process user can't write or read CFP registers.

#### 5.5.5 PRG\_ALRMs

The signals HIPWR\_ON, MOD\_READY, and MOD\_FAULT are CFP internally generated signals and are defaults of the programmable alarm pins PRG\_ALRMx.

NAME	ALARM SOURCE	VALUE
HIPWR_ON	Module high-power-on indicator. PRG_ALRM1 MSA default.	0: Module not high powered up 1: Module high power up completed
MOD_READY	MOD_READY, module startup sequence done, PRG_ALRM2 MSA default.	0: Not done 1: Done
MOD_FAULT	Fault detected. PRG_ALRM3 MSA default.	0: No Fault 1: Fault

The Following Table lists the corresponding functions for each of the PRG\_ALRMs.

Table 4. Alarm Sources

#### 5.5.6 Temperature Monitoring

The alarms and warnings of the CFP Loop Back are listed in the table 2, 3, and 4. Alarms are set in register 0x A01F in bits 8,9,10 and 11, and are continuously asserted and de-asserted when the corresponding alarms/warnings occur. addresses 0x8080, 0x8082, 0x 8084, and 0x 8086 are reference registers for temperature and alarms, they contain the default values (HA:75, HW:65, LA:0 and LW:5) and can be changed when desired. The module is continuously reading the temperature and storing its value in Register 0x A02F.

If using ML4018 Host, there would be the capability when reaching the cutoff power to returning to low power mode, once the temperature cutoff value that is stored in 0x 8800 is reached, this to avoid heating the module.



				CFP NVR 2		
Hex Addr	Size	Access Type	Bit	Register Name Bit Field Name	Description	LSB Unit
	5 		54 · · ·	Alarm/Warning Threshold F	Registers	
8080	2	RO	7~0	Transceiver Temp High Alarm Threshold	These thresholds are a signed 16-bit integer with LSB = 1/256 of a degree	1/256 degC
8082	2	RO	7~0	Transceiver Temp High Warning Threshold	Celsius representing a range from -128 to + 127 255/256 degree C. MSA valid	
8084	2	RO	7~0	Transceiver Temp Low Warning Threshold	stored at low address, LSB stored at	
8086	2	RO	7~0	Transceiver Temp Low Alarm Threshold		

Table 5: Alarm / Warning Threshold Registers

	CFP Module VR 1							
Hex Addr.	Size	Access Type	Bit	Register Name Bit Field Name	Description	Init Value		
A01F	1	RO		Module Alarms and Warnings 1		0000h		
			15~12	Reserved		0000b		
			11	Mod Temp High Alarm	Mod temp high Alarm. (FAWS_TYPE_A) 0: Normal, 1: Asserted.	0		
			10	Mod Temp High Warning	Mod temp high Warning. (FAWS_TYPE_A) 0: Normal, 1: Asserted.	0		
			9	Mod Temp Low Warning	Mod temp low Warning. (FAWS_TYPE_A) 0: Normal, 1: Asserted.	0		
			8	Mod Temp Low Alarm	Mod temp low Alarm. (FAWS_TYPE_A) 0: Normal, 1: Asserted.	0		

#### **Table 6: Module Temperature Alarms and Warnings**

Module Analog A/D Value Registers							
A02F	1	RO	15~0	Module Temp Monitor A/D Value	Internally measured temperature in degrees Celsius, a 16-bit signed integer with LSB = 1/256 of a degree Celsius, representing a total range from -128 to + 127 255/256 degC. MSA valid range is between -40 and +125C. Accuracy shall be better than +/- 3 degC over the whole temperature range.	0000h	

#### Table 7 Module Analog A/D Temperature Value Register



#### 5.5.7 Programmable Power Dissipation & Thermal Emulation

Registers 0x8401, 0x8402, and 0x8403 are used for PWM control over MDIO, each register controls a power load. These are 8 bit data wide registers. The consumed power changes accordingly when the value in these registers is changed (only when in high power mode).

Two PWM modes are available :

1- Default mode : Sets each spot to consume either 0 or 8 W based on the LSB value of the above registers.

2- <u>Linear mode</u> : the power consumption of each spot varies linearly according to the value stored in PWM registers, the data range is as defined by table 8 below.

The values written in these registers can be stored by calling the Save NVR function, thus the user can permanently change the initial power consumed in high power mode when the module is powered up by setting these register values and calling the Save NVR function.

Address	Description	Data Range	Default Value		
0x8401	PWM 1	0 to 255 (0x00 to 0xFF)	0		
0x8402	PWM 2	0 to 255 (0x00 to 0xFF)	0		
0x8403	PWM 3	0 to 255 (0x00 to 0xFF)	0		

```
Table 8. PWM
```

Each of the 3 power spots is configured to consume 8W by default, this can be customized to provide more

power consumption thus enabling to emulate higher CFP power classes.

The PWM can also be used for module thermal emulation.

The module contains 3 thermal spots that can be heated relative to the related PWM

register. Note that the led starts blinking when the temperature high alarm is reached.

#### 5.5.8 Insertion Counter

The Insertion counter contains the number of times the module was plugged in a host. The insertion counter is incremented every time the module goes in initializing sequence, as it is nonvolatile it is always saved, and can be read anytime from registers 0x8400 and 0x8410.

User can clear the insertion conter by writing 0 into 0x8400. The time constraint for this operation is between 1.5 and 1.7 seconds in order to erase the corresponding sector from the flash.

The registers for the insertion counter will be as follow:

0x8400: insertion\_counter (1 bit = 1 insertion) - LSB

0x8410: insertion\_counter255 (1 bit = 255 insertions) -

MSB

Both registers are 8 bit data wide, the total number of insertions is calculated :

(total insertions = insertion\_counter255 \* 255 + insertion\_counter)

The manufacturer of the CFP connectors (**TE Connectivity**) confirms in his Qualification Test report (501-737: Qualification Test Report (CFP 100 Gigabit Pluggable Host Connector and Transceiver Plug Connector System) that : "Durability : No evidence of physical damage was visible as a result of mating and unmating 22 / 74 the specimens 200 times at a maximum rate of 500 cycles per hour."



#### 5.5.9 Module Control and Status Registers

The below registers are also implemented

	Access	Bit	Bit Field Name	Description
	Туре			
0xA010			Module General Control	
	RW	14	Soft Module Low Power	Register bit for module low power function. 1: Assert.
	RW	13	Soft TX Disable	Register bit for TX Disable function. 1: Assert.
	RW	12	Soft PRG_CNTL3 Control	Register bit for PRG_CNTL3 control function. 1: Assert.
	RW	11	Soft PRG_CNTL2 Control	Register bit for PRG_CNTL2 control function. 1: Assert.
	RW	10	Soft PRG_CNTL1 Control	Register bit for PRG_CNTL1 control function. 1: Assert.
	RW	9	Soft GLB_ALRM Test	Command bit for software forced test signal. When this bit is asserted it generates GLB_ALRM signal. 1: Assert.
	RO	8~6	Reserved	
	RO	5	TX_DIS Pin State	Logical state of the TX_DIS pin. 1: Assert.
	RO	4	MOD_LOPWR Pin State	Logical state of the MOD_LOPWR pin. 1: Assert.
	RO	3	PRG_CNTL3 Pin State	Logical state of the PRG_CNTL3 pin. 1: Assert.
	RO	2	PRG_CNTL2 Pin State	Logical state of the PRG_CNTL2 pin. 1: Assert.
	RO	1	PRG_CNTL1 Pin State	Logical state of the PRG_CNTL1 pin.
0xA016			Module State	
		15~9	Reserved	
		8	High-Power-down State	1: Corresponding state is active. Word value = 0100h.
		7	TX-Turn-off State	1: Corresponding state is active. Word value = 0080h.
		6	Fault State	1: Corresponding state is active. Word value = 0040h.
		5	Ready State	1: Corresponding state is active. Word value = 0020h.
		4	TX-Turn-on State	1: Corresponding state is active. Word value = 0010h.
		3	TX-Off State	1: Corresponding state is active. Word value = 0008h.
		2	High-Power-up State	1: Corresponding state is active. Word value = 0004h.
		1	Low-Power State	1: Corresponding state is active. Word value = 0002h.
		0	Initialize State	1: Corresponding state is active. Word value = 0001h.

Table 9 Module Control/State Registers

#### 5.5.10 RX\_LOS

In the ML4013, RX\_LOS is connected to TX\_DIS, so RX\_LOS output is driven by TX\_DIS control, this does not report the actual LOS status of the module since the loopback is passive, but can be used for testing the CFP port pins on the host side.



## 5.6 CFP Passive Loopback Pin Map

	Control Pins						
Position	Symbol	Description					
30	PRG_CNTL1	Programmable control 1. MSA default :TRXIC_RSTn, Tx&Rx ICs reset					
		"0":reset, "1"or Nc: enabled					
31	PRG_CNTL2	Programmable control 2. MSA default: Hardware interlock LSB					
32	PRG_CNTL3	Programmable control 3. MSA default: Hardware interlock LSB					
36	TX_DIS	Transmitter Disable					
37	MOD_LOPWR	Module Low Power mode					
39	MOD_RSTn	Module reset (invert)					
Table 10. Control Ping							

Table 10: Control Pins

	Alarms Pins						
Position	Symbol	Description					
33	PRG_ALRM1	Programmable Alarm 1 MSA Default: HIPWR_ON					
34	PRG_ALRM2	Programmable Alarm 2 MSA Default: MOD_READY, Ready state has been reached					
35	PRG_ALRM3	Programmable Alarm 3					
38	MOD_ABS	MSA Default: MOD_FAULT					
40	RX_LOS	Module Absent					

Management interface pins					
Position	Symbol	Description			
41	GLB_ALRMn	Global alarm (output)			
47	MDIO	Management Data input output Bi-directional data			
48	MDC	MDIO Clock			
46	PRTADR0	MDIO physical port address bit 0			
45	PRTADR1	MDIO physical port address bit 1			
44	PRTADR2	MDIO physical port address bit 2			
43	PRTADR3	MDIO physical port address bit 3			
42	PRTADR4	MDIO physical port address bit 4			

Table 11: Management interface pins





## Figure 5 CFP Pin Map Orientation

Bottom row (2 <sup>nd</sup> half) pin description						
Position	Symbol	I/O	Logic	Description		
1-5	3.3V_GND			3.3V Module Supply Voltage Return Ground, can be		
				separated or tied together with Signal Ground		
6-15	3.3V			3.3V Module Supply Voltage		
16-20	3.3V_GND			3.3V Module Supply Voltage Return Ground, can be		
				separated or tied together with Signal Ground		
21	VND_IO_A	I/O		Module Vendor I/O A. Do not connect		
22	VND_IO_B	I/O		Module Vendor I/O B. Do not connect		
23	GND					
24	(TX_MCLKn)	0	CML	For optical waveform testing		
25	(TXMCLKp)	0	CML	For optical waveform testing		
26	GND					
27	VND_IO_C	I/O		Module Vendor I/O C. Do not connect		
28	VND_IO_D	I/O		Module Vendor I/O D. Do not connect		
29	VND_IO_E	I/O		Module Vendor I/O E. Do not connect		
30	PRG_CNTL1	Ι	LVCMOS	Programmable control 1 set over MDIO, MSA		
			w/PUR	default:TRXIC_RSTn, Tx and Rx ICs reset, "0":reset,		
				"1" or NC: enabled= not used		
31	PRG_CNTL2	Ι	LVCMOS	Programmable control 2 set over MDIO, MSA default:		
			w/PUR	Hardware interlock LSB, "00" <8W, "01"<16W,		
				"10"<24W, "11" or NC<32W = not used		
32	PRG_CNTL3	Ι	LVCMOS	Programmable control 3 set over MDIO, MSA default:		
			w/PUR	Hardware interlock MSB, "00"<8W, "01"<16W,		
				"10"<24W, "11" or NC<32W = not used		
33	PRG ALRM1	0	LVCMOS	Programmable Alarm 1 set overMDIO, MSA defaglt:74		

				HIPWR_ON, "1":module power up completed, "0" :
				module not high powered up
34	PRG_ALRM2	0	LVCMOS	Programmable Alarm 2 set overMDIO, MSA default:
				MOD_READY, "1":Ready, "0" not Ready
35	PRG_ALRM3	0	LVCMOS	Programmable Alarm 3 set over MDIO, MSA default:
				MOD_FAULT, fault detected, "1":Fault, "0": No Fault
36	TX_DIS	Ι	LVCMOS	Transmitter Disable for all lanes,"1" or NC =transmitter
			w/PUR	disabled, "0": transmitter enabled
37	MOD_LOPWR	Ι	LVCMOS	Module Low power mode "1" or NC: module in low
			w/PUR	power(safe) mode, "0": Power-on enabled
		E	Bottom row (1 <sup>st</sup> 1	nalf) pin description
Position	Symbol	I/O	Logic	Description
38	MOD_ABS	0	GND	Module Absent. "1" or NC : module absent, "0":module
				present, Pull up resistor on host
39	MOD_RSTn	Ι	LVCMOS	Module Reset. "0" resets the module, "1" or NC: module
			w/PUR	enabled, Pull down resistor in module
40	RX_LOS	0	LVCMOS	Receiver loss of optical signal, "1": low optical signal,
				"0" : normal condition
41	GLB_ALRMn	Ο	LVCMOS	Global alarm. "0":alarm condition in any MDIO alarm
				register, "1": no alarm condition, Open drain, Pull up
				resistor on host
42	PRTADR4	Ι	1.2V CMOS	MDIO Physical port address bit 4
43	PRTADR3	Ι	1.2V CMOS	MDIO Physical port address bit 3
44	PRTADR2	Ι	1.2V CMOS	MDIO Physical port address bit 2
45	PRTADR1	Ι	1.2V CMOS	MDIO Physical port address bit 1
46	PRTADR0	Ι	1.2V CMOS	MDIO Physical port address bit 0
47	MDIO	I/O	1.2V CMOS	Management Data I/O bi-directional data (electrical specs
				as per 802.3 ae and ba)
48	MDC	Ι	1.2V CMOS	Management data clock (electrical specs as per 802.3 ae
				and ba)
49	GND			
50	VND_IO_F	I/O		Module Vendor I/O F. Do not connect
51	VND_IO_G	I/O		Module Vendor I/O G. Do not connect
52	GND			
53	VND_IO_H	I/O		Module Vendor I/O H. Do not connect 26 / 74

54 VND_IO_J I/O Module Vendor I/O J. Do no	ot connect
55-59   3.3V_GND     3.3V Module Supply Voltage Return	n Ground, can be
separated or tied together with S	Signal Ground
60-69         3.3V         3.3V Module Supply Ve	oltage
70-74   3.3V_GND   3.3V Module Supply Voltage Return	n Ground, can be
separated or tied together with S	Signal Ground
Top row (1 <sup>st</sup> half) pin description	
Position Symbol I/O Logic Description	
75 GND	
76 (RX_MCLKp) I	
77 (RX_MCLKn) I	
78 GND	
79 RX0p I	
80 RX0n I	
81 GND	
82 RX1p I	
83 RX1n I	
84 GND	
85 RX2p I	
86 RX2n I	
87 GND	
88 RX3p I	
89 RX3n I	
90 GND	
91 RX4p I	
92 RX4n I	
93 GND	
94 RX5p I	
95 RX5n I	
96 GND	
97 RX6p I	
98 RX6n I	
99 GND	
100 RX7p I	
101 BY7n I	27 / 74

102	GND			
103	RX8p	Ι		
104	RX8n	Ι		
105	GND			
106	RX9p	I		
107	RX9n	I		
108	GND			
109	N.C			
110	N.C			
111	GND			
	_		Top row (2 <sup>nd</sup> h	alf) pin description
Position	Symbol	I/O	Logic	Description
112	GND			
113	TX0p	0		
114	TX0n	0		
115	GND			
116	TX1p	0		
117	TX1n	0		
118	GND			
119	TX2p	0		
120	TX2n	0		
121	GND			
122	TX3p	0		
123	TX3n	0		
124	GND			
125	TX4p	0		
126	TX4n	0		
127	GND			
128	TX5p	0		
129	TX5n	0		
130	GND			
131	ТХ6р	0		
132	TX6n	0		
133	GND			
134	TX7p	0		28 / 74



135	TX7n	0	
136	GND		
137	TX8p	0	
138	TX8n	0	
139	GND		
140	TX9p	0	
141	TX9n	0	
142	GND		
143	N.C		
144	N.C		
145	GND		
146	REFCLKp		
147	REFCLKn		
148	GND		

Table 12: Pin Description



## 6. ML4018 CFP Host Programming Manual

### 6.1 Introduction

This part of the manual describes the key features, the GUI that is used to communicate with the ML4018 MSA Compliant CFP Host Board and the ML4013 MSA Compliant CFP Loopback module or any other MSA Compliant CFP module for that matter.

#### 6.1.1 Key Features

- 10 TX & 10 RX Lanes, high-speed signals accessible through 40 SMAs, 18GHz connectors.
- High performance Signal Integrity traces from coax to interface.
- Operates up to 11.2 Gbps per channel
- User Friendly GUI for MDIO control and loading MSA tables.
- CFP Host/ Module Status and control.
- USB controlled.
- MSA compliant Digital Diagnostic and Monitoring Interface (DDMI).
- 2 Status LEDs indicators with user defined functionality for control signal monitoring and control.
- Onboard & external reference clock (SMP)
- Built with advanced Rogers<sup>™</sup> material.
- DCS (de-skew) lane (2 SMP).

#### 6.1.2 Benefits

- Economical CFP Port Testing
- Custom Memory Maps
- Board Level System Testing

#### 6.1.3 Applications

Electro-Optical module testing and Characterization

#### 6.1.4 Software Capabilities

- CFP Module Status/ Control
- MSA Compliant
- DDMI

#### 6.1.5 **Power Requirements**

It is advised to use the 3.3V input for high power classes' application for a more stable operation.



## 6.2 Package Contents

The ML4018 product includes the following:

- 1. The CFP Passive Host fixture shown in the below figure "CFP Host Fixture".
- 2. The software package:
  - a. CFP Host main GUI.
  - b. The USB drivers for PC running under Windows XP OS, and having a Microsoft .NET Framework conflict. Refer to the Note below.



Figure 6. CFP Host Fixture

The ML4018 GUI runs under Windows XP SP3 (32/64 bits), Vista and Windows 7 OS. In case you faced a problem in running the software please follow the below note.

**NOTE.** The ML4018 GUI application requires the <u>Microsoft .NET Framework 3.5</u>. SP1. If the Microsoft .NET Framework 3.5 SP1 is not existing on your PC, it can be downloaded through this link: http://www.microsoft.com/en-us/download/confirmation.aspx?id=25150

This CFP Host software controls the CFP Host fixture through USB. The USB drivers will be installed directly with the software installation but if there is a Microsoft .NET Framework conflict specifically on a Windows XP OS, the drivers won't be installed automatically and you have to install them manually. Please refer to the section USB Driver installation on Windows XP.

Remember to connect the PC to the fixture through an usb cable.



## 6.3 Installation

#### 6.3.1 USB Driver Installation on Windows XP

- Power on the CFP Host fixture.
- Plug-in the USB cable into the PC and connect it to the CFP Host fixture.
- The following window will pop up.
- Choose the "No, not this time" option, and then click "Next".



Figure 7: USB driver installation

 Choose "Install from a list or specific location (Advanced)", and then click "Next".

Found New Hardware Wizard				
This wizard helps you install software for: Digital Sampling Oscillosco If your hardware came with an installation CD or floppy disk, insett it now.				
<ul> <li>Install the software automatically (Recommended)</li> <li>Install from a list or specific location (Advanced)</li> <li>Click Next to continue.</li> </ul>				
< <u>B</u> ack <u>Next&gt;</u> Cancel				

Figure 8: USB driver installation Advanced



- Choose "Search for the best driver in these locations".
- Check the choice: "Include this location in the search".
- Browse for the subfolder: "**CFP Host**" existing in "**MultiLane Drivers**" folder in the installation path. Choose it and then click "**Ok**".
- Click "Next".



Figure 9: USB driver location

When this window appears,

click "Finish". The USB

driver is now installed.

•



Figure 10: USB driver folder



Figure 11: USB driver installation Finish



## 6.4 CFP Host Led Indicators

- If the 2 LEDs A and B are blinking slowly, that means the usb cable is not attached to PC or usb driver is not installed.
- If one Led of the 2 Leds A and B is green, that means the usb is locked and ready for operation normal mode.
- If the 2 Leds are Off that means, a usb faulty communication and the micro has stop working.



Figure 12. CFP Host Leds Indicators



## 6.5 Communication Window

Initialize	Refresh	Pause Monitor	About Us	Autolog
				Module Found
				Module Not Found
				ОК

Figure 13 Communication Window: Main Interface used for initial communication with host

The Initialize button is the application's main entry point, used to establish a connection with the CFP Host board and the Module. Once a USB connection is established, the Host checks if a CFP Module is inserted, and accordingly illuminates the corresponding (Module Found or Module Not Found) LED. If a CFP Module is inserted, the initialization process proceeds with the MSA compliant startup sequence for the module as shown in the diagram below:



Figure 14 MSA Compliant Startup Sequence



Hence, the CFP module goes through Reset, Initialize, High-Power up, TX-Off, TX-Turn-on states, and finally enters the Ready state. During this sequence, the CFP module sets INIT\_DONE, asserts GLB\_ALRM, HIPWR\_ON, and MOD\_READY signals sequentially. These signals inform host the completion of control circuit initialization and MDIO availability, module fully powered up, and module ready for data, respectively. OK LED will be asserted when the module startup sequence is complete.

Next, the status box window in the GUI will show any success or failure messages that are being returned as a result of the GUI communicating or attempting to communicate with the hardware.

Connect to CFP Host : Error connecting to Device	O Module Found
	O Module Not Found
	О ок
	Warning

Figure 15 Communication status box showing a connection error

The above figure shows a typical connection error when a connection attempt with the host fails. The default Error Status format is: [funtion]:[returned error].

The picture below shows how the status box should appear after a successful connection.

Module Found	Module Found
Connected to Host	O Module Not Found
	🦲 ок
	Warning

Figure 16 Communication status box showing successful connection

Module Not Found	O Module Found
Connected to Host	Module Not Found
	🔘 ок
	Warning

Figure 17 Communication status box when connected to host but no module is plugged

Please note that the status box messages are always shown with the most recent message on top. You can check the "Autolog" check box for activating the silent logging mode. In this mode, a log file will be automatically generated, and all software steps will be logged during runtime and is useful for debugging purposes when communicating with Multilane applications engineering support.

Refresh button: checks for connection status, refresh Hardware Readings and updates GUI

Pause Monitor button: Pause/Resume monitoring.

About Us button: shows program information (name, version) and company information.



## 6.6 Graphical User Interface Section

The GUI for the CFP host board contains 6 sections giving the user the ability to monitor, customize, control and configure the Hardware.

Monitor Interrupt Masks Module Command/Setup Controls Identification Load/Save MSA VND IO

#### Figure 18 GUI tabs

As shown in Figure 6 above, the GUI contains the following main tabs:

1- Monitor: monitoring interface allowing the user to check the Hardware operation.

2- Interrupt Masks: allows the user to select which FAWS bits to contribute to GLB\_ALRM.

3- Module Command/Setup: allows the user to control module behavior.

**4- Controls**: provides both additional and alternative controls to hardware pins and programmable control pins in controlling CFP module.

5-Identification: Shows module Base ID Registers.

**6-Load/Save MSA:** save the current CFP configuration to a file, or load existing configuration from file and map it to MSA memory

7-VND IO: Provides control for CFP Vendor IO pins


6.6.1 Monitor

Monitor						
Flag is Not Asserted	Interrupt Flags: Channel Monitor					
O Flag is Asserted	Alarms	Warnings	Measurements			
PROG_ALRMs PRG_ALRM 1	High Low High Low Bias 0 TX Pwr 0	High Low High Low Bias 0 TX Pwr 0	Bias 0 TX Pwr 0			
PRG_ALRM 2 PRG_ALRM 3	Bias 1 TX Pwr 1 Bias 2 TX Pwr 2	Bias 1 TX Pwr 1 Bias 2 TX Pwr 2	Bias 1 TX Pwr 1 Bias 2 TX Pwr 2 Bias 2 TX Pwr 2			
Interrupt Flags: Channel Status	Bias 5 TX Pwr 5	Bias 4 TX Pwr 4 Bias 5 TX Pwr 5	Bias 5 TX Pwr 4 Bias 5 TX Pwr 5			
Fault         PF         LOSF         LOL         LOS         LOL           Lane 0         O	Bias 6         TX Pwr 6           Bias 7         TX Pwr 7	Bias 6         TX Pwr 6           Bias 7         TX Pwr 7	Bias 6         TX Pwr 6           Bias 7         TX Pwr 7			
Lane 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Bias 8 TX Pwr 8 Bias 9 TX Pwr 9	Bias 8 TX Pwr 8 Bias 9 TX Pwr 9	Bias 8 TX Pwr 8 Bias 9 TX Pwr 9			
Lane 3	Laser T° 0 RX Pwr 0 Laser T° 1 RX Pwr 1	Laser T* 0 RX Pwr 0 Laser T* 1 RX Pwr 1	Laser T <sup>2</sup> 0 RX Pwr 0 Laser T <sup>2</sup> 1 RX Pwr 1			
Lane 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Laser T° 3 RX Pwr 3 Laser T° 4 RX Pwr 4	Laser T* 3 RX Pwr 3 Laser T* 4 RX Pwr 4	Laser T° 3 RX Pwr 3 Laser T° 4 RX Pwr 4			
Lane 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Laser T° 5 RX Pwr 5 Laser T° 6 RX Pwr 6	Laser T* 5         RX Pwr 5           Laser T* 6         RX Pwr 6	Laser T* 5 RX Pwr 5 Laser T* 6 RX Pwr 6			
* WUF : Wavelength Unlocked Fault * APD PF : APD Power Supply Fault	Laser T* 7 RX Pwr 7 Laser T* 8 RX Pwr 8 Laser T* 9 PX Pwr 9	Laser T* 7 RX Pwr 7 Laser T* 8 RX Pwr 8	Laser T <sup>2</sup> 7 RX Pwr 7 Laser T <sup>2</sup> 8 RX Pwr 8 Laser T <sup>2</sup> 9 PX Pwr 9			
Module General Status : Module HW-Interlock status Module Fault Status : Module PLD or Flash Initialization Module Power Supply Module CFP Checksum	High Low Module T° Module Vcc Module SOA Bias	High Low Module T <sup>a</sup> Module SOA Bias	Module T <sup>a</sup> Module SOA Bias			

Figure 19 Monitor Window

# Digital Diagnostic Monitor:

The Monitor Window shown in Figure 7 above is the main source of the module status and alarm/warning flags conditions. It shows the current status of a flag, the default flag update rate is 2 Hz, so the flag status is updated every 0.5 seconds.

#### **Flag Status:**

- Flag is not asserted: the corresponding LED is OFF (Transparent).
- Flag is Asserted: the corresponding LED is ON (Red).

The Monitor window shows 3 different

sections: 1- PRG\_ALRMs

2- Interrupt Flags: Channel Status



3- Interrupt Flags: Channel Monitor

6.6.1.1 PRG\_ALRMS

RG_ALRMs		
PRG_ALRM 1	0	
PRG_ALRM 2	Ō	
PRG_ALRM 3	Ō	

Figure 20 PRG\_ALRMs window

PRG\_ALRM1, PRG\_ALRM2 and PRG\_ALRM3 are programmable alarm pins that can be programmed with custom alarm sources. When the custom select alarm is enabled, the corresponding LED is asserted on the monitor screen. Please refer to section 3.3-II for information about how to set a custom alarm source for PRG\_ALRMs.

6.6.1.2 Interrupt Flags: Channel Status

	TEC Fault	WUF	APD PF	TX LOSF	TX LOL	RX LOS	RS LOL
ane 0	$\bigcirc$	0	0	0			
ane 1	0	0	0	0			
.ane 2	0	0	0	0			
Lane 3	0	0	0				
_ane 4	0	O	0	0			
Lane 5	0	0	0	O			
Lane 6	0	0	0	O			
Lane 7	0	0	Ó	O			
_ane 8	Ō	Ō	Õ	O			
_ane 9	Õ	Õ	õ	O			
* APD I Wodule Module Module Mod	F:/ Gen ule H Faul ule P ule P	APD Po eral S IW-Int t Stat LD or ower	tatus cerloc us : Flast Supp	Supply k stat	Fault us alizati		

Figure 21 Interrupt Flags: Channel Status Window



### I- Network Lane n Fault and Status

A210	16	RO		Network Lane n Fault and Status	16 registers, one for each network lane, represent 16 network lanes. n = 0, 1,, N- 1. N_max = 16. Actual N is module dependent.	0000h
			15	Lane TEC Fault	0: Normal; 1: Asserted. (FAWS_TYPE_B)	0
			14	Lane Wavelength Unlocked Fault	0: Normal; 1: Asserted. (FAWS_TYPE_C)	0
			13	Lane APD Power Supply Fault	0: Normal; 1: Asserted. (FAWS_TYPE_B)	0
			12~8	Reserved		0
			7	Lane TX_LOSF	0: Normal; 1: Asserted. (PMD) (FAWS_TYPE_C)	0
			6	Lane TX_LOL	0: Normal; 1: Asserted. (Network) (FAWS_TYPE_B)	0
			5	Reserved		0
			4	Lane RX_LOS	0: Normal; 1: Asserted. (FAWS_TYPE_B)	0
			3	Lane RX_LOL	0: Normal; 1: Asserted. (FAWS_TYPE_B)	0
			2~0	Reserved		000b

Figure 22 CFP MSA memory map for Network Lane n Fault and Status registers



Figure 23 Network Lane n Fault and Status corresponding LEDs

The above picture shows the status LEDs of the flags shown in Figure 10. When a flag is asserted, the corresponding LED is illuminated red.



				Module FAWS Reg	isters	
A01D	1	RO		Module General Status		0000h
			15	Reserved		0
			14	Reserved		0
			13	HW_Interlock	Module internally generated status signal. (FAWS_TYPE_A) 0: If module power <= Host cooling capacity or if hardware Interlock is not used, 1: If module power > Host cooling capacity.	0
A01E	1	RO		Module Fault Status	Module Fault Status bit pattern. Only fatal faults that are potentially harmful to the module can trigger the bits here. All the bits are 0: Normal; 1: fault detected. When any bit in this register is a '1', The Module State register will also be set to the Fault State.	0000h
			15~7	Reserved		0
			6	PLD or Flash Initialization Fault	PLD, CPLD, or FPGA initialization fault. (FAWS_TYPE_A)	0
			5	Power Supply Fault	1: Power supply is out of range. (FAWS_TYPE_A)	0
			4~2	Reserved		000b
			1	CFP Checksum Fault	1: CFP Checksum failed. (FAWS_TYPE_A)	0
			0	Reserved		0

#### II- Module Fault and Status



Module General Status : Module HW-Interlock status	
Module Fault Status : Module PLD or Flash Initialization	
Module Power Supply	
Module CFP Checksum	

# Figure 25 Module General Status and Fault corresponding LEDs

The above window represents the status LEDs of flags shown in Figure 12. When a flag is asserted, the corresponding LED is illuminated red.



I-

# 6.6.1.3 Interrupt Flags: Channel Monitor

# **Network Lane Alarms and Warnings**

200	16	RO		Network Lane n Alarm and Warning	16 registers, one for each network lane, represent 16 network lanes. n = 0, 1,, N- 1. N_max = 16. Actual N is module dependent.	0000h
			15	Bias High Alarm	0: Normal; 1: Asserted. (FAWS_TYPE_C)	0
			14	Bias High Warning	0: Normal; 1: Asserted. (FAWS_TYPE_C)	0
			13	Bias Low Warning	0: Normal; 1: Asserted. (FAWS_TYPE_C)	0
			12	Bias Low Alarm	0: Normal; 1: Asserted. (FAWS_TYPE_C)	0
			11	TX Power High Alarm	0: Normal; 1: Asserted. (FAWS_TYPE_C)	0
			10	TX Power High Warning	0: Normal; 1: Asserted. (FAWS_TYPE_C)	0
			9	TX Power Low Warning	0: Normal; 1: Asserted. (FAWS_TYPE_C)	0
			8	TX Power Low Alarm	0: Normal; 1: Asserted. (FAWS_TYPE_C)	0
			7	Laser Temperature High Alarm	0: Normal; 1: Asserted. (FAWS_TYPE_B)	0
			6	Laser Temperature High Warning	0: Normal; 1: Asserted. (FAWS_TYPE_B)	0
			5	Laser Temperature Low Warning	0: Normal; 1: Asserted. (FAWS_TYPE_B)	0
			4	Laser Temperature Low Alarm	0: Normal; 1: Asserted. (FAWS_TYPE_B)	0
			3	RX Power High Alarm	0: Normal; 1: Asserted. (FAWS_TYPE_B)	0
			2	RX Power High Warning	0: Normal; 1: Asserted. (FAWS_TYPE_B)	0
			1	RX Power Low Warning	0: Normal; 1: Asserted. (FAWS_TYPE_B)	0
			0	RX Power Low Alarm	0: Normal; 1: Asserted. (FAWS TYPE B)	0

Figure 26 Network Lane n Alarm and Warning Registers

Alarms				Warnings				
	High Low		High Low		High	Low		High Low
Bias 0	00	TX Pwr 0	00	Bias 0	0	0	TX Pwr 0	
Bias 1	00	TX Pwr 1	00	Bias 1	O	0	TX Pwr 1	
Bias 2	00	TX Pwr 2	00	Bias 2	0	0	TX Pwr 2	
Bias 3	00	TX Pwr 3	00	Bias 3	O	0	TX Pwr 3	
Bias 4	00	TX Pwr 4	00	Bias 4	0	0	TX Pwr 4	
Bias 5	00	TX Pwr 5	00	Bias 5	O	Õ	TX Pwr 5	
Bias 6	00	TX Pwr 6	00	Bias 6	Ō	Ō	TX Pwr 6	
Bias 7	00	TX Pwr 7	00	Bias 7	O	Ó	TX Pwr 7	
Bias 8	00	TX Pwr 8	00	Bias 8	Ō	Ō	TX Pwr 8	
Bias 9	00	TX Pwr 9	00	Bias 9	O	0	TX Pwr 9	
Laser T°	000	RX Pwr 0	00	Laser T° (	0	0	RX Pwr 0	
Laser T°	100	RX Pwr 1	00	Laser T <sup>e</sup> 1	0	0	RX Pwr 1	
Laser T°	2 0 0	RX Pwr 2	00	Laser T° 2	2 0	0	RX Pwr 2	
Laser T°	3 () ()	RX Pwr 3	00	Laser T* 3	3 ()	0	RX Pwr 3	
Laser T°	400	RX Pwr 4	00	Laser T° 4	4 ()	Ô	RX Pwr 4	
Laser T°	500	RX Pwr 5	00	Laser T* S	50		RX Pwr 5	
Laser T°	600	RX Pwr 6	00	Laser T° 6	0	0	RX Pwr 6	
Laser T°	700	RX Pwr 7	00	Laser T* 7	0		RX Pwr 7	
Laser T°	800	RX Pwr 8	00	Laser T° 8	3 0	Õ	RX Pwr 8	
Laser T°	900	RX Pwr 9	00	Laser T <sup>e</sup> 9	0		RX Pwr 9	

Figure 27 Network Lane n Alarms and Warnings LEDs



The above windows represent the status LEDs of flags shown in fig 14. There are 4 alarms/warnings that are defined as follows: Laser Bias Current, Laser Temperature, Laser Output Power and Receiver Input Power. When a flag is asserted, the corresponding LED is illuminated red.

A01F	1	RO	1	Module Alarms and Warnings 1		0000h
			15~12	Reserved		0000b
			11	Mod Temp High Alarm	Mod temp high Alarm. (FAWS_TYPE_A) 0:Normal, 1:Alarm assert.	0
			10	Mod Temp High Warning	Mod temp high Warning. (FAWS_TYPE_A) 0:Normal, 1:Warning assert	0
			9	Mod Temp Low Warning	Mod temp low Warning. (FAWS_TYPE_A) 0:Normal, 1:Alarm assert	0
			8	Mod Temp Low Alarm	Mod temp low Alarm. (FAWS_TYPE_A) 0:Normal, 1:Warning assert	0
			7	Mod Vcc High Alarm	Input Vcc high Alarm. (FAWS_TYPE_A) 0:Normal, 1:Alarm assert	0
			6	Mod Vcc High Warning	Input Vcc high Warning. (FAWS_TYPE_A) 0:Normal, 1:Alarm assert	0
			5	Mod Vcc Low Warning	Input Vcc low Warning. (FAWS_TYPE_A) 0:Normal, 1:Alarm assert	0
			4	Mod Vcc Low Alarm	Input Vcc low Alarm. (FAWS_TYPE_A) 0:Normal, 1:Alarm assert	0
			3	Mod SOA Bias High Alarm	SOA bias current high alarm. (FAWS_TYPE_B) 0:Normal, 1:Alarm assert	0
			2	Mod SOA Bias High Warning	SOA bias current high warning. (FAWS_TYPE_B) 0:Normal, 1:Alarm assert	0
			1	Mod SOA Bias Low Warning	SOA bias current low warning. (FAWS_TYPE_B) 0:Normal, 1:Alarm assert	0
			0	Mod SOA Bias Low Alarm	SOA bias current low alarm. (FAWS_TYPE_B) 0:Normal, 1:Alarm assert	0

### **II- Module Alarms and Warnings**

Figure 28 Module Alarms and Warnings Register

High Low	High Low
Module T°	Module T°
Module Vcc	Module Vcc
Module SOA Bias	Module SOA Bias

Figure 29 Module Alarms and Warnings LEDs

The above section represents the status LEDs of flags shown in figure 16.



#### **III- Measurements**

Measurements					
Bias 0	TX Pwr 0				
Bias 1	TX Pwr 1				
Bias 2	TX Pwr 2				
Bias 3	TX Pwr 3				
Bias 4	TX Pwr 4				
Bias 5	TX Pwr 5				
Bias 6	TX Pwr 6				
Bias 7	TX Pwr 7				
Bias 8	TX Pwr 8				
Bias 9	TX Pwr 9				
Laser T° 0	RX Pwr 0				
Laser T° 1	RX Pwr 1				
Laser T° 2	RX Pwr 2				
Laser T° 3	RX Pwr 3				
Laser T° 4	RX Pwr 4				
Laser T° 5	RX Pwr 5				
Laser T° 6	RX Pwr 6				
Laser T° 7	RX Pwr 7				
Laser T° 8	RX Pwr 8				
Laser T° 9	RX Pwr 9				
Module T° Module Vcc Module SOA Bias					

Figure 30 Measurement window

Network Lane n A2D measurements:

Network Lane n Laser Bias Current monitor A2D value: Measured laser bias current, representing a total measurement range of 0 to 131.072 mA.

Network Lane n Laser Output Power monitor A2D value: Measured TX output power, representing a range of laser output power from 0 to 6.5535 mW.

Network Lane n Laser Temp Monitor A2D value: Internally measured temperature in degrees Celsius.

Network Lane n Receiver Input Power monitor A2D value: Measured received input power, representing a power range from 0 to 6.5535 mW.

Module A2D value measurements:

Three analog quantities, Module Temperature Monitor A/D Value, Module Power Supply 3.3V Monitor A/D Value, and SOA Bias Current A/D Value are measured.

These monitoring quantities are at the module level and non-network lane specific. The values in these registers are automatically updated by the CFP every 100ms.



# 6.6.2 Interrupt Masks

	Interrupt Masks: Channel Status	Interrupt Masks: Channel Monitor				
	TEC WUF APD TX TX RX RS	Alarms	Warnings			
Refresh page	FAULT PF LOSP LOL LOS LOL	High Low High Low	High Low High Low			
	Lane 0	Bias 0 TX Pwr 0	Bias 0 📄 📄 TX Pwr 0 📄			
	Lane 1 🛛 🗖 🗖 🗖 🗖 🗖	Bias 1 TX Pwr 1	Bias 1 🔲 TX Pwr 1 🗌			
Mask is Set. Interrupt	Lane 2 🛛 🗖 🗖 🗖 🗖 🗖	Bias 2 TX Pwr 2	Bias 2 📃 TX Pwr 2 📃			
doesn't assert	Lane 3	Bias 3 TX Pwr 3	Bias 3 📄 TX Pwr 3 📄			
Mask is Clear.	Lane 4 🛛 🗖 🗖 🗖 🗖 🗖	Bias 4 📃 TX Pwr 4	Bias 4 📃 TX Pwr 4			
interrupt asserts	Lane 5	Bias 5 📄 TX Pwr 5 📄	Bias 5 TX Pwr 5			
	Lane 6 🛛 🗖 🗖 🗖 🗖 🗖	Bias 6 TX Pwr 6	Bias 6 🔲 TX Pwr 6 📃			
	Lane 7	Bias 7 TX Pwr 7	Bias 7 📃 TX Pwr 7 📃			
	Lane 8 🖸 🗖 🗖 🗖 🗖 🗖	Bias 8 TX Pwr 8	Bias 8 📃 🔲 TX Pwr 8 📃 📃			
Indula Chata Cashia	Lane 9	Bias 9 TX Pwr 9	Bias 9 🔲 TX Pwr 9 📃 📃			
MODULE STATE ENADLE	* WUF : Wavelength Unlocked Fault	Laser T° 0 RX Pwr 0	Laser T' 0 📄 👘 RX Pwr 0 📄			
Initialize State	* APD PF : APD Power Supply Fault	Laser T° 1 RX Pwr 1	Laser T° 1 📄 👘 RX Pwr 1 📄			
Low-Power State	Module General Status Enable :	Laser T° 2 RX Pwr 2	Laser T° 2 📄 RX Pwr 2 📄			
High-Power-up State	GLBALRM Master Enable	Laser T° 3 📄 RX Pwr 3 📄	Laser T° 3 RX Pwr 3			
TX-Off State	Module HWInterlock	Laser T' 4 📃 🛛 RX Pwr 4 📃	Laser T° 4 📄 👘 RX Pwr 4 📄			
TX-Turn-on State	Module TXLOSF	Laser T° 5 📄 RX Pwr 5 📄	Laser T° 5 RX Pwr 5			
Ready State	Module TXLOL	Laser T° 6 📄 RX Pwr 6	Laser T° 6 RX Pwr 6			
Fault State	Module RXLOS	Laser T° 7 📄 RX Pwr 7 📄	Laser T' 7 📄 RX Pwr 7 📄			
TX-Turn-off State		Laser T° 8 📄 📄 RX Pwr 8 📄	Laser T° 8 📄 RX Pwr 8 📄			
High-Power-down State 📃	Module Fault Status Enable :	Laser T° 9 📄 👘 RX Pwr 9 📄	Laser T° 9 📄 👘 RX Pwr 9 📄			
	Module PLD or Flash Initialization	High Low	High Low			
Set All	Module CEP Checksum	Module T°	Module T°			
		Module Vcc	Module Voc			
Clear All	Clear All Set All	Module SOA Bias	Module SOA Bias			

Figure 31 Interrupt Masks screen

All the check boxes provided on this screen either set or clear the corresponding FAWS Enable Registers.

The CFP FAWS Enable registers allows the host to enable or disable any particular FAWS bits to contribute to GLB\_ALRM. When a mask bit is set, the corresponding alarm or warning will not contribute in triggering the Global Alarm. When a mask is cleared, then the assertion of an alarm or warning will trigger the Global Alarm.



# 6.6.3 Module Command/Setup

PRG_CNTL1 No effect TRXIC_RSTn	PRG_CNTL2 No effect TRXIC_RSTn	PRG_CNTL3 O No effect TRXIC_RSTn
G_ALRM Source Select	PRG_ALRM2	PRG_ALRM3
<ul> <li>Not active, always de-asserted</li> <li>HIPWR_ON, MSA default setting</li> <li>Ready State</li> <li>Fault State</li> <li>RX_ALRM = RX_LOS + RX_NETWORK_LOL</li> <li>TX_ALRM = TX_LOSF + TX_HOST_LOL + TX_CMU_LOL</li> <li>RX_NETWORK_LOL</li> <li>TX_LOSF</li> </ul>	<ul> <li>Not active, always de-asserted</li> <li>HIPWR_ON</li> <li>Ready State, MSA default setting</li> <li>Fault State</li> <li>RX_ALRM = RX_LOS + RX_NETWORK_LOL</li> <li>TX_ALRM = TX_LOSF + TX_HOST_LOL + TX_CMU_LOL</li> <li>RX_NETWORK_LOL.</li> <li>TX_LOSF</li> </ul>	<ul> <li>Not active, always de-asserted</li> <li>HIPWR_ON</li> <li>Ready State</li> <li>Fault State, MSA default setting</li> <li>RX_ALRM = RX_LOS + RX_NETWORK_LOL</li> <li>TX_ALRM = TX_LOSF + TX_HOST_LOL + TX_CMU_LOL</li> <li>RX_NETWORK_LOL</li> <li>TX_LOSF</li> </ul>
O TX_HOST_LOL O 00A	O TX_HOST_LOL	

Figure 32 Module Command/Setup screen

This above screen allows customizing some registers that the host uses to control actual module behavior. Through this screen, the user can select a custom control function for the PROG\_CNTL hardware pin, or select a custom source for the PRG\_ALRM hardware pin alarm, and will also be able to define a module operating mode.



# I- PRG\_CNTLs Function Select

A005	1			PRG_CNTL3 Function Select	Selects, and assigns, a control function to PRG_CNTL3.	0000h
		RO	15~8	Reserved		00h
		RW	7~0	Function Select Code	This multi-function input is used as HW_IL_MSB during the Initialize State and it can be programmed to other functions afterward. 0: No effect, 1: Assign TRXIC_RSTn function to hardware pins PRG_CNTL3. When so assigned this pin uses the active low logic, that is, 0 = Assert (Reset). Note that when so assigned, its soft counterpart Soft PRG_CNTL3 Control (A010h.12) uses an active high logic, that is, 1 = Assert (Reset). 2~255: Reserved.	00h
A006	1			PRG_CNTL2 Function Select	Selects, and assigns, a control function to PRG_CNTL2.	0000h
		RO	15~8	Reserved		00h
		RW	7~0	Function Select Code	This multi-function input is used as HW_IL_LSB during the Initialize State and it can be programmed to other functions afterward. 0: No effect, 1: Assign TRXIC_RSTn function to hardware pins PRG_CNTL2. When so assigned this pin uses the active low logic, that is, 0 = Assert (Reset). Note that when so assigned, its soft counterpart Soft PRG_CNTL2 Control (A010h.11) uses an active high logic, that is, 1 = Assert (Reset). 2~255: Reserved.	00h
A007	1			PRG_CNTL1 Function Select	Selects, and assigns, a control function to PRG_CNTL1.	0001h
		RO	15~8	Reserved		00h
		RW	7~0	Function Select Code	0: No effect, 1: Assign TRXIC_RSTn function to hardware pins PRG_CNTL1. When so assigned this pin uses the active low logic, that is, 0 = Assert (Reset). Note that when so assigned, its soft counterpart Soft PRG_CNTL1 Control (A010h.10) uses an active high logic, that is, 1 = Assert (Reset). TRXIC_RSTn is the CFP MSA default function for PRG_CNTL1. 2~255: Reserved.	01h

Figure 33 CFP MSA PRG\_CNTLs Function Select (A005h, A006, A007h) registers

The registers shown in Figure 21 select a control function for the programmable control pins. Each

programmable control pin can be programmed with the functions as defined below.

NAME	FUNCTION	VALUE
TRXIC_RSTn	Reset TX and RX ICs, PRG_CNTL1 MSA default.	0: Normal, 1: Assign TRXIC_RSTn function to any of the 3 hardware pins PRG_CNTL3, PRG_CNTL2, and PRG_CNTL1. When so assigned these hardware pins use the active low logic, that is, 0 = Assert (Reset). Note that when so assigned, their soft counterparts Soft PRG_CNTL3, Soft PRG_CNTL2, and Soft PRG_CNTL1 (A010h.12~10) use an active high logic, that is, 1 = Assert (Reset).

Figure 34 Programmable Control Functions



# II- PRG\_ALRMs Source Select

A008	1			PRG_ALRM3 Source Select	Selects, and assigns, an alarm source for PRG_ALRM3.	0003h
		RO	15~8	Reserved		00h
		RW	7~0	Alarm Source Code	0: Not active, always de-asserted, 1: HIPWR_ON, 2: Ready State, 3: Fault State, MSA default setting, 4: RX_ALRM = RX_LOS + RX_NETWORK_LOL, 5: TX_ALRM = TX_LOSF + TX_HOST_LOL + TX_CMU_LOL, 6: RX_NETWORK_LOL, 7: TX_LOSF, 8: TX_HOST_LOL, 9: OOA, Out of alignment, (Only applicable to certain products. If not implemented in the module, Writing 9 to this register has no effect and shall be read as 0. This is also true for Registers A009h and A00Ah). 10~255: Reserved.	03h
A009	1			PRG_ALRM2 Source Select	Selects, and assigns, an alarm source for PRG_ALRM2.	0002h
		RO	15~8	Reserved		00h
		RW	7~0	Alarm Source Code	0: Not active, always de-asserted, 1: HIPWR_ON,	02h
					<ul> <li>2: Ready State, MSA default setting,</li> <li>3: Fault State,</li> <li>4: RX_ALRM = RX_LOS + RX_NETWORK_LOL,</li> <li>5: TX_ALRM = TX_LOSF + TX_HOST_LOL + TX_CMU_LOL,</li> <li>6: RX_NETWORK_LOL,</li> <li>7: TX_LOSF,</li> <li>8: TX_HOST_LOL,</li> <li>9: OOA, Out of alignment, refer to description of A008h for details,</li> <li>10~255: Reserved.</li> </ul>	
A00A	1			PRG_ALRM1 Source Select	Selects, and assigns, an alarm source for PRG_ALRM1.	0001h
		RO	15~8	Reserved		00h
		RW	7~0	Alarm Source Code	0: Not active, always de-asserted, 1: HIPWR_ON, MSA default setting, 2: Ready State, 3: Fault State, 4: RX_ALRM = RX_LOS + RX_NETWORK_LOL, 5: TX_ALRM = TX_LOSF + TX_HOST_LOL + TX_CMU_LOL, 6: RX_NETWORK_LOL, 7: TX_LOSF, 8: TX_HOST_LOL, 9: OOA, Out of alignment, refer to description of A008h for details, 10-255: Reserved.	01h

Figure 35	5 CFP MSA	PRG_ALR	Ms Source Se	elect (A008h,	A009h,	A00Ah) registers
-----------	-----------	---------	--------------	---------------	--------	------------------

Each of the registers in Figure 23 select an alarm source for the programmable alarm pins. Each programmable alarm pin can be programmed with the alarm sources defined below.



NAME	ALARM SOURCE	VALUE
HIPWR_ON	Module high-power-on indicator. PRG_ALRM1 MSA default.	0: Module not high powered up, 1: Module high power up completed.
MOD_READY	MOD_READY, module startup sequence done, PRG_ALRM2 MSA default.	0: Not done, 1: Done.
MOD_FAULT	Fault detected. PRG_ALRM3 MSA default.	0: No Fault, 1: Fault.
RX_ALRM	Receive path alarm = RX_LOS + RX_LOL.	0: No receive path alarm, 1: Receive path alarm asserted.
TX_ALRM	Transmit path alarm = TX_LOSF + TX_HOST_LOL + TX_CMU_LOL.	0: No transmit path alarm, 1: Transmit path alarm asserted.
RX_LOL	RX IC Lock Indicator.	0: Locked, 1: Loss of lock.
TX_LOSF	Transmitter Loss of Signal Functionality.	0: All transmitter signals functional, 1: Any transmitter signal not functional
TX_LOL	TX IC Lock Indicator.	0: Locked, 1: Loss of lock.
OOA	Host lane skew out of alignment indicator.	0: No OOA, 1: Out of alignment.

Figure 36 Programmable Alarm Sources

### III - Module Bi-/Uni Directional Operating mode select

A00B	1			Module Bi-/Uni- Directional Operating Mode Select		0000h
		RO	15~3	Reserved		0
		RW	2~0	Module Bi/uni-direction mode Select	000b: Normal bi-directional mode, 001b: Uni-direction TX only mode (optional), 010b: Uni-direction RX only mode (optional), 011b: Special bi-directional mode (optional), 100b~111b: Reserved.	000b

# *IV- Insertion Counter (ML4013 specific)*

This feature is implemented in the ML4013 CFP passive loopback module; it shows the insertion counter saved in register 0x8400, user reset to set this counter to zero (typical reset duration ~2 sec)

### V- NVR Access Control

Button Save User NVR will write 0x0020 to register A004 causing the NVR registers to be saved to NVM storage. Use this function with ML4013 CFP passive loopback module in order to save non volatile registers to the module's Flash memory.(typical duration for ML4013 ~ 2sec).



6.6.5 Controls

Refresh page	Network Lane TX_DIS Control	Network Lane TX Control	Network Lane RX Control
Module General Control  Soft Module Reset Soft Module Low Power Soft TX Disable Soft PRG_CNTL1 Control Soft PRG_CNTL2 Control Soft PRG_CNTL3 Control Soft GLB_ALRM Test Module States PRG_CNTL1 Pin State PRG_CNTL2 Pin State PRG_CNTL3 Pin State MOD_LOPWR Pin State TX_DIS Pin State Refresh	<ul> <li>Lane 0 Disable</li> <li>Lane 1 Disable</li> <li>Lane 2 Disable</li> <li>Lane 3 Disable</li> <li>Lane 4 Disable</li> <li>Lane 5 Disable</li> <li>Lane 6 Disable</li> <li>Lane 7 Disable</li> <li>Lane 8 Disable</li> <li>Lane 9 Disable</li> </ul>	Ref CLK Rate Select1/16Rate Select (10G)GbE=10.31TX MCLKDisableTX ResetNormal OperatTX FIFO Auto ResetNot Auto ReseTX FIFO ResetNormal OperatTX De-skew EnableNormalTX PRBS PatternImplementTX PRBS Gen EnableNormal Operat	<ul> <li>Ref CLK Rate Select 1/16</li> <li>Rate Select GbE=10.31</li> <li>RX FIFO Reset Normal Opera</li> <li>RX FIFO Auto Reset Not auto reset</li> <li>RX MCLK Disabled</li> <li>RX Reset Normal operat</li> <li>Lane Loop-back Normal operat</li> <li>RX Lock RXMCLK Normal operat</li> <li>RX PRBS Pattern</li> <li>RX PRBS Checker Normal operat</li> <li>Voltage and Phase not active</li> </ul>
Power Control	Thermal Control	Host Lane Control	
Max Power 0 26 W	Spot 1     0       0     0       1       Spot 2       0       0       0       0       1       Spot 3       0       1	TX PRBS Checker Enable Normal Oper TX PRBS Pattern Host Lane Loop-ba	a   RX PRBS Generator Enable Normal operat  RX PRBS Pattern  ack Enable Normal operat

Figure 37 Controls Screen

The control screen shown above in Figure 24 provides additional and alternative controls to hardware pins and programmable control pins in controlling the CFP module. Please refer to the CFP MSA memory map for an additional description for each control function below.



# I - Module General Control

A010	1			Module General Control	
		RW/SC	15	Soft Module Reset	Register bit for module reset function. Internally, the bit is OR'ed with MOD_RSTn pin. Host write of 0 has no effect. 1: Module reset asserted.
		RW	14	Soft Module Low Power	Register bit for module low power function. OR'ed with MOD_LOPWR pin. 1: Asserted.
		RW	13	Soft TX Disable	Register bit for TX Disable function. OR'ed with TX_DIS pin. 1: Asserted.
		RW	12	Soft PRG_CNTL3 Control	Register bit for PRG_CNTL3 control function. OR'ed with PRG_CNTL3 pin. 1: Asserted.
		RW	11	Soft PRG_CNTL2 Control	Register bit for PRG_CNTL2 control function. OR'ed with PRG_CNTL2 pin. 1: Asserted.
		RW	10	Soft PRG_CNTL1 Control	Register bit for PRG_CNTL1 control function. OR'ed with PRG_CNTL1 pin. 1: Asserted.
		RW	9	Soft GLB_ALRM Test	Command bit for software forced test signal. When this bit is asserted it generates GLB_ALRM signal. 1: Asserted
		RO	8~6	Reserved	
		RO	5	TX_DIS Pin State	Logical state of the TX_DIS pin. 1: Asserted
		RO	4	MOD_LOPWR Pin State	Logical state of the MOD_LOPWR pin. 1: Asserted
		RO	3	PRG_CNTL3 Pin State	Logical state of the PRG_CNTL3 pin. 1: Asserted
		RO	2	PRG_CNTL2 Pin State	Logical state of the PRG_CNTL2 pin. 1: Asserted
		RO	1	PRG_CNTL1 Pin State	Logical state of the PRG_CNTL1 pin. 1: Asserted
		RO	0	Reserved	

Figure 38 CFP MSA Module General Control Register A010

# *II- Power Control (ML4013 specific)*

The user can specify the maximum power consumed by the CFP module.

user should adjust Max Power to the desired value, then press Set PWM to set the maximum allowed values for each thermal spot.

# *III - Thermal Control (ML4013 specific)*

Spotted thermal control allows one to control up to three hot spots in the modules in 3 different areas. There are three heating elements inside the module which the user can program.

CFP Register 8800h contains the maximum temperature allowed which once reached; the Host will automatically reset the thermal control values to 0 and put back the module to its initial power consumption level.

8800h Cutoff temperature in degrees Celsius, an 8-bit positive integer. Range from 0 to 255 degree Celsius.



# IV- Network Lane n TX\_DIS Control

A013	1	RW		Individual Network Lane TX_DIS Control	This register acts upon individual network lanes.
			15	Lane 15 Disable	0: Normal 1: Disable
			14	Lane 14 Disable	0: Normal 1: Disable
			13	Lane 13 Disable	0: Normal 1: Disable
			12	Lane 12 Disable	0: Normal 1: Disable
			11	Lane 11 Disable	0: Normal 1: Disable
			10	Lane 10 Disable	0: Normal 1: Disable
			9	Lane 9 Disable	0: Normal 1: Disable
			8	Lane 8 Disable	0: Normal 1: Disable
			7	Lane 7 Disable	0: Normal 1: Disable
			6	Lane 6 Disable	0: Normal 1: Disable
			5	Lane 5 Disable	0: Normal 1: Disable
			4	Lane 4 Disable	0: Normal 1: Disable
			3	Lane 3 Disable	0: Normal 1: Disable
			2	Lane 2 Disable	0: Normal 1: Disable
			1	Lane 1 Disable	0: Normal 1: Disable
			0	Lane 0 Disable	0: Normal 1: Disable

Figure 39 CFP MSA Individual Network Lane TX\_DIS Control Register



# V - All Network Lanes TX Control

A011	1			Network Lane TX Control	This control acts upon all the network lanes.	0200h
	Ì	RO	15	Reserved		0
		RW	14	TX PRBS Generator Enable	0: Normal operation, 1: PRBS mode. (Optional)	0
		RW	13	TX PRBS Pattern 1	00b:2^7,	00b
	5	RW	12	TX PRBS Pattern 0	01b:2^15, 10b:2^23, 11b:2^31.	
		RW	11	TX De-skew Enable	0:Normal, 1:Disable	0
	8	RW	10	TX FIFO Reset	This bit affects both host and network side TX FIFOs. 0: Normal operation, 1: Reset (Optional).	0
		RW	9	TX FIFO Auto Reset	This bit affects both host and network side TX FIFOs. 0: Not Auto Reset, 1: Auto Reset. (Optional).	1
		RW	8	TX Reset	0: Normal operation, 1: Reset. Definition and implementation are vendor specific.	0
		RW	7~5	TX MCLK Control	000b: Disabled, 001b: Reserved, 010b: 1/8 of network lane rate, 011b: Reserved, 100b: 1/64 of network lane rate, 101b: 1/64 of host lane rate, 110b: 1/16 of network lane rate, 111b: 1/16 of host lane rate.	000b
		RO	4	Reserved		0b
		RW	3~1	TX Rate Select (10G lane rate)	000b: GbE=10.31, 001b:SDH=9.95, 010b:OTU3=10.7, 011b:OTU4=11.2, 100b~111b: Reserved.	000b
6	2	RW	0	TX Reference CLK Rate Select	0: 1/16, 1: 1/64.	0b

Figure 40 CFP MSA Network Lane TX Control Register



# VI - All Network Lanes RX Control

A012	1			Network Lane RX Control	This control acts upon all the network lanes.	0200h
		RW	15	Active Decision Voltage and Phase function	This bit activates the active decision voltage and phase function in the module. 0: not active, 1: active. (Optional)	Ob
		RW	14	RX PRBS Checker Enable	0: Normal operation, 1: PRBS mode. (Optional)	0b
	1	RW	13	RX PRBS Pattern 1	00b: 2^7,	00b
		RW	12	RX PRBS Pattern 0	01b: 2^15, 10b: 2^23, 11b: 2^31.	
		RW	11	RX Lock RX_MCLK to Reference CLK	0: Normal operation, 1: Lock RX_MCLK to REFCLK.	0b
		RW	10	Network Lane Loop-back	0: Normal operation, 1: Network lane loop-back. (Optional)	0b
		RW	9	RX FIFO Auto Reset	0: Not auto reset, 1: Auto reset. (Optional).	1b
		RW	8	RX Reset	0: Normal operation, 1: Reset. Definition and implementation are vendor specific.	0b
		RW	7~5	RX MCLK Control	000b: Disabled, 001b: Reserved, 010b: 1/8 of network lane rate, 011b: Reserved, 100b: 1/64 of network lane rate, 101b: 1/64 of host lane rate, 110b: 1/16 of network lane rate, 111b: 1/16 of host lane rate.	000b
		RW	4	RX FIFO Reset	0: Normal, 1: Reset. (Optional).	0b
		RW	3~1	RX Rate Select	000b: GbE=10.31, 001b:SDH=9.95, 010b:OTU3=10.7, 011b:OTU4=11.2, 100b~111b: Reserved.	000b
		RW	0	RX Reference CLK Rate Select	0: 1/16, 1: 1/64.	0b

Figure 41 CFP MSA Network Lane RX Control Register

# VII - Host Lane Control

A014	1			Host Lane Control	This control acts upon all the network lanes.
		RO	15	Reserved	
		RW	14	TX PRBS Checker Enable	0:Normal operation, 1:PRBS mode. (Optional)
		RW	13	TX PRBS Pattern 1	00:2^7, 01:2^15, 10:2^23, 11:2^31
		RW	12	TX PRBS Pattern 0	
		RO	11	Reserved	
		RW	10	Host Lane Loop-back Enable	0: Normal operation, 1: Host lane loop-back.
					(Optional)
		RO	9~8	Reserved	
		RW	7	RX PRBS Generator Enable	0:Normal operation, 1:PRBS mode. (Optional)
		RW	6	RX PRBS Pattern 1	00b: 2^7, 01b: 2^15, 10b: 2^23, 11b: 2^31
		RW	5	RX PRBS Pattern 0	
		RO	4~0	Reserved	

Figure 42. CFP MSA Host Lane Control



# 6.6.6 Identification

	Ident	ification	
Module Identifier	Max Net Lane Bit Rate	Signal Code	RX Pwr measurement
Extended Identifier	Max Host Lane Bit Rate	Modulation	TX Pwr measurement
Power Class	Max S. M. Fiber Length	Signal Coding	SOA bias current monitor
Lane Ratio Type	Hard M City Longh	Max tot opt Pwr/Conn	Vcc monitor
WDM Type	Max M.M Fiber Length	Max opt in Pwr/Net L	Temperature monitor
CLEI Presence	Max Copper cable len	Max Pwr consumption	Net Lane RX Pwr monitor
	Nb of active trans fiber	Max Pur cons in low P	Net Lane TX Pwr monitor
Connector Type	Nb Wavelenght/fiber	Max PW coils in tow P	Net Lane Laser current
Ethernet Application	Min Wavelength/fiber	Max Operating Case 1	Net Lane Laser T°
Fiber Channel App	Max Wavelength/fiber	Min Operating Case 1	Host Lane Loop-back
Copper Link App	Max per lane opt width	Vendor Name	Host Lane PRBS Supp
SONET/SDH App		Vendor OUI	Host Lane emphasis ctrl
OTN Application	Device Technology 1	Vendor Part Number	Net Lane Loop-back
Canabla Datas Guas	Laser Source Tech	Vendor Serial Number	Net Lane PRBS
Capable Rates Supp	Trans modulation Tech	Date Code	Threshold Voltage ctrl
Number of Lanes Supported	Device Technology 2	Lat Code	Phase Ctrl functions
Nb of Host Lanes	Wavelength control		Unidirectional TX/RX Op
	Cooled Transmitter	CLEI Code	Max High-Pwr-Up Time
Media Properties	Tunability	CFP MSA HW Spec Rev	Max TX-Turn-on Time
Directionality	VOA implemented	CFP MSA MI spec Rev	Host Lane Signal Spec
Ont this and Do this	Detector Type	Hodule HW Varrian	Heat Sink Type
Opt Mux and De-Mux	betector type		CED NV/D1 Checkrum
Active Fiber / Conn	CDR with EDC	Module FW Version	CEP WYRT CHECKSUM

# Figure 43 Identification screen

The following sections refers to CFP MSA 1.4 R5 Release, and are presented without any modification or change, the targeted information is read from the correspondent registers, calculated or enumerated when required, and presented to the user on the above screen in a simple readable ASCII format.



#### 6.6.6.1 Module Identifier (8000h)

For CFP MSA compliant modules, this value shall be 0Eh. Other module form factors used in the industry are identified with other values. For details, please refer to CFP NVR Table 1.

#### 6.6.6.2 Extended Identifier (8001h)

It provides additional information about CFP module.

#### 7.3.6.2.1 Power Class

As outlined in the CFP MSA Hardware Specification, there are four power classes identified for the CFP MSA. The power classes are provided to allow the host to identify the power requirements of the module and determine if the system is capable of providing and dissipating the specified power class. For a more detailed description, please refer to the CFP MSA Hardware Specification.

#### 7.3.6.2.2 Lane Ratio Type

The CFP module shall support network interfaces which may comply with various physical interfaces such as IEEE PMD, SONET/SDH, OTN or that from other standards body. For example, 100GBASE-LR4 network interface corresponds to the optical PMD specified in IEEE clause 88. The CFP module shall also support the Host interface which is instantiated as an electrical interface with multiple lanes operating at a nominal 10Gbps.

#### 7.3.6.2.3 WDM Type

It shall identify any optical grid spacing which is in use by the CFP module.

#### 6.6.6.3 Connector Type Code (8002h)

It shall identify the connector technology used for the network interface. Early iterations of the CFP MSA have identified SC optical connectors, and it is expected that further connectors will be identified.

#### 6.6.6.4 Ethernet Application Code (8003h)

It shall identify what if any Ethernet PMD application is supported. Any CFP module which supports an application not including Ethernet such as SONET/SDH, OTN, Fiber Channel or other, shall record a 00h to signify that the Ethernet application is undefined. Any CFP module which supports an application which includes Ethernet and additional applications such as SONET/SDH, OTN, Fiber Channel or other, shall record the value in Ethernet Application Code corresponding to the supported Ethernet application.

#### 6.6.6.5 Fiber Channel Application Code (8004h)

It shall identify what if any Fiber Channel PMD application is supported. Any CFP module which supports an application not including Fiber Channel such as SONET/SDH, OTN, Ethernet or other, shall record a 00h to signify that the Fiber Channel application is undefined. Any CFP module which supports an application which includes Fiber Channel and additional applications such as SONET/SDH, OTN, Ethernet or other, shall record the value in Fiber Channel Application Code corresponding to the supported Fiber Channel application.

#### 6.6.6.6 Copper Link Application Code (8005h)

In this CFP register, the CFP module shall identify what if any non-Ethernet Copper based PMD application which is supported. At the time of the writing, this application is undefined.



#### 6.6.6.7 SONET/SDH Application Code (8006h)

It shall identify what if any SONET/SDH PMD application is supported. Any CFP module which supports an application not including SONET/SDH such as Ethernet, OTN, Fiber Channel or other, shall record a 00h to signify that the SONET/SDH application is undefined. Any CFP module which supports an application which includes SONET/SDH and additional applications such as Ethernet, OTN, Fiber Channel or other, shall record the value in SONET/SDH Application Code corresponding to the supported SONET/SDH application.

#### 6.6.6.8 OTN Application Code (8007h)

It shall identify what if any OTN PMD application is supported. Any CFP module which supports an application not including OTN such as SONET/SDH, Ethernet, Fiber Channel or other, shall record a 00h to signify that the OTN application is undefined. Any CFP module which supports an application which includes OTN and additional applications such as SONET/SDH, Ethernet, Fiber Channel or other, shall record the value in OTN Application Code corresponding to the supported OTN application.

#### 6.6.6.9 Additional Capable Rates Supported (8008h)

#### 6.6.6.10 Number of Lanes Supported (8009h)

The network lane number assignment shall always start from 0h and end with the number of lanes supported minus one, with no number skipped in between. This shall be applicable to both network and host lanes whether the lane numbers are different or the same. For example, a serial network lane implementation shall use lane 0 and a 4 network lane PMD shall use lane number  $0 \sim 3$ . A CAUI host interface shall use lane numbers  $0 \sim 9$ .

#### 7.3.6.2.4 Number of Network Lanes

It is a 4-bit number representing the number of network data I/O supported in this module. The value of 0 represents 16 network data I/O supported. The values of 1 through 15 represent the actual number of network lanes supported.

#### 7.3.6.2.5 Number of Host Lanes

It is a 4-bit number representing the number of host data I/O supported in this module. The value of 0 represents 16 host data I/O supported. The values of 1 through 15 represent the actual number of host lanes supported.

#### 6.6.6.11 Media Properties (800Ah)

#### 7.3.6.2.6 Media Type

It shall identify the type of transmission media for the supported application using bits 7~6.

#### 7.3.6.2.7 Directionality

It shall identify if supported application uses the same transmission media for the transmit/receive network interfaces (Bi-Directional) or if separate transmission media are required for transmit and receive network interfaces, respectively.

#### 7.3.6.2.8 Optical Multiplexing and De-Multiplexing

It shall identify if optical multiplexing and optical de-multiplexing are supported within the CFP module.

#### 7.3.6.2.9 Active Fiber per Connector

It shall identify the number of active TX/RX fiber pairs in an optical connector. For



example, a CFP module supporting the 100GBASE-SR10 application using an MPO connector shall report 10 in Active Fiber per Connector.

#### 6.6.6.12 Maximum Network Lane Bit Rate (800Bh)

It shall identify maximum data rate supported per network lane. For more complex modulation schemes than OOK (on/off keying), the value reported shall be the bit rate and not the baud rate. The value shall be based upon units of 0.2 Gbps. A value of 0h is considered undefined.

#### 6.6.6.13 Maximum Host Lane Bit Rate (800Ch)

It shall identify maximum data rate supported per host lane. The value shall be based upon units of 0.2 Gbps. The nominal lane rate suggested in the CFP MSA HW Specification is 10Gbps. However, various applications such as support for OTU4 and future applications will require higher lane rates. A value 0h is considered undefined.

# 6.6.6.14 Maximum Single Mode Optical Fiber Length (800Dh)

It shall identify the specified maximum reach supported by the application for transmission over single mode fiber. The value shall be based upon units of 1km. For applications which operate over compensated transmission systems, it is suggested to enter an undefined value. A value of 0h is considered undefined.

# 6.6.6.15 Maximum Multi-Mode Optical Fiber Length (800Eh)

It shall identify the specified maximum reach supported by the application for transmission over OM3 multi-mode fiber. The value shall be based upon units of 10 m. A value of 0h is considered undefined.

#### 6.6.6.16 Maximum Copper Cable Length (800Fh)

The module shall identify the specified maximum reach supported by the application for transmission over copper cable. The value shall be based upon units of 1 m. A value of 0h is considered undefined.

### 6.6.6.17 Transmitter Spectral Characteristics 1 (8010h)

#### 7.3.6.2.10 Number of Active Transmit Fibers

Bits 4~0 are a value identifying the number of active optical fiber outputs supported. The value 0 represents 0 active transmit fibers (i. e., receive-only), copper or undefined. The values of 1 through 31 represent the actual number of active transmit fibers. For example, the value for 100GBASE-SR10 is 10.

# 6.6.6.18 Transmitter Spectral Characteristics 2 (8011h)

#### 7.3.6.2.11 Number of Wavelengths per Active Transmit Fiber

Bits 4~0 are a value representing the number of wavelengths per active transmit fiber. The value 0h represents an 850 nm multimode source or undefined. The values 1 through 31 represent the actual number of wavelengths per transmit fiber. For example, the value for 100GBASE-LR4 is 4.

# 6.6.6.19 Minimum Wavelength per Active Fiber (8012h, 8013h)

It is a 16-bit unsigned value data field and shall identify the minimum wavelength, in the unit of 25 pm, of any supported optical fiber output per the application. For an example, the value for 100GBASE-LR4 with a minimum specified wavelength of 1294.53 nm would be CA45h. A value of 0 indicates a multimode source or undefined.

#### 6.6.6.20 Maximum Wavelength per Active Fiber (8014h, 8015h)

It is a 16-bit unsigned value data field and shall identify the maximum wavelength, in the unit of 25 pm, of any supported optical fiber output per the application. For an example, the value for 100GBASE-LR4 with



a maximum specified wavelength of 1310.19 nm would be CCB8h. A value of 0 indicates a multimode source or undefined.

#### 6.6.6.21 Maximum per Lane Optical Width (8016h, 8017h)

It shall identify the maximum network lane optical wavelength width, in the unit of 1pm, of any supported optical fiber output per the application. For an example, the value for

100GBASE-LR4 with a maximum specified optical wavelength width of 2.1nm for network lane L3 would be 834h. A value of 0 indicates a multimode source or undefined.

#### 6.6.6.22 Device Technology 1 (8018h)

#### 7.3.6.2.12 Laser Source Technology

It shall identify the type of laser technology which is used. There is a CFP register value for electrical/copper (non-laser) transmission, as well as additional reserved space for as of yet undefined laser types.

#### 7.3.6.2.13 Transmitter Modulation Technology

It shall identify the type of modulation technology used. This is a 4-bit unsigned value representing commonly used modulation technologies with reserved values to represent for as of yet undefined modulator types.

#### 6.6.6.23 *Device Technology 2 (8019h)*

Several data fields in this register are related to tunable transmitters. However the full support of tunability is not fully covered in the Draft. It shall be supported either in the future release of this draft or in a follow-up MSA.

#### 7.3.6.2.14 Wavelength Control

It shall identify if the wavelength of the laser technology which is used includes an active wavelength control mechanism. Active wavelength control mechanism is defined to be a wavelength sensitive device which can be used to compare the actual transmitted wavelength from the expected transmitted wavelength. The value of 0b signifies no control mechanism and 1b signifies the presence of such a mechanism within the CFP module.

#### 7.3.6.2.15 Cooled Transmitter

It shall identify if the transmitter is coupled to a cooling mechanism within the module. A popular implementation for such a coupled cooling mechanism is to mount a laser such that it is thermally coupled to a thermoelectric cooler which is controlled to keep the laser within a defined temperature range. If any cooling mechanism is present the transmitter is considered to be cooled. A transmitter is considered to be cooled even if the cooling mechanism is not always active. The value of 0b signifies no cooling mechanism and 1b signifies the presence of such a cooling mechanism within the CFP module.

#### 7.3.6.2.16 Tunability

It shall identify if the transmitted optical wavelength may be tuned over a specified spectral range. The value of 0b signifies no tuning mechanism and 1b signifies the presence of such a tuning mechanism within the CFP module.

#### 7.3.6.2.17 VOA Implemented

It shall identify if the optical receiver implements a variable optical attenuator (VOA) within the optical receive chain. The value of 0b signifies no VOA mechanism and 1b signifies the presence of such a VOA mechanism within the CFP module.

#### 7.3.6.2.18 Detector Type

It shall identify the type of detector technology which is used. There is a CFP register value for undefined detector types.



#### 7.3.6.2.19 CDR with EDC

It shall identify if the Clock and Data Recovery (CDR) circuitry within the CFP module

receive path contains any electronic dispersion compensation (EDC) techniques to improve the receiver performance. It is recognized that there exist a variety of EDC techniques with varying performance enhancements and tradeoffs – this CFP register does not convey any detail, only if the CFP module implements EDC within the receiver. The value of 0b signifies no EDC mechanism and "1" signifies the presence of such an EDC mechanism within the CFP module.

# 6.6.6.24 Signal Code (801Ah)

7.3.6.2.20 Modulation

It shall identify the polarity coding used in the optical modulation. A value of 0b is considered undefined.

#### 7.3.6.2.21 Signal Coding

It shall identify the signaling coding used in the optical modulation. A value of 0b is considered undefined.

6.6.6.25 *Maximum Total Optical Output Power per Connector (801Bh)* It shall identify the maximum optical output power of any supported optical fiber output per the application. A value of 0h is considered undefined.

6.6.6.26 Maximum Optical Input Power per Network Lane (801Ch) It shall identify the maximum optical input power of any supported optical fiber input per the application. A value of 0h is considered undefined.

6.6.6.27 Maximum Power Consumption (801Dh) It shall identify the maximum power consumption of any supported application. A value of 0h is considered undefined.

6.6.6.28 Maximum Power Consumption in Low Power Mode (801Eh) It shall identify the maximum power consumption of the low power mode state. The low power mode state is described in detail in the CFP MSA Hardware specification. A value of 0h is considered undefined.

6.6.6.29 Maximum Operating Case Temp Range (801Fh) It shall identify the maximum operating case temperature specified of any supported application. It is a signed 8-bit value expressed in two's-complement, representing a total range from - 127 to +127 in increments of 1 degree C'. The value -128 (80h) indicates the value is not defined.

6.6.6.30 Minimum Operating Case Temp Range (8020h) It shall identify the minimum operating case temperature specified of any supported application. It is a signed 8-bit value expressed in two's-complement, representing a total range from - 127 to +127 in increments of 1 degree C'. The value -128 (80h) indicates the value is not defined.

### 6.6.6.31 Vendor Name (8021h)

It shall identify the CFP module Vendor name in ASCII code. The vendor name is a 16 byte field that contains ASCII characters, left aligned and padded on the right with ASCII spaces (20h). The vendor name shall be the full name of the corporation, a commonly accepted abbreviation of the name or the stock exchange code for the corporation. Vendor is the CFP module vendor.



#### 6.6.6.32 Vendor OUI (8031h)

It is a 3 byte field that contains the IEEE Company Identifier for CFP module vendor (as opposed to the OUI of any third party ICs which may be used therein). Bit order for the OUI follows the format of IEEE 802.3 Clause 22.2.4.3.1 and is therefore reversed in comparison to other NVRs. A value of all zero in the 3 byte field indicates that the Vendor OUI is unspecified. Vendor is the CFP module vendor.

#### 6.6.6.33 *Vendor Part Number (8034h)*

It is a 16 byte field that contains ASCII characters, left aligned and padded on the right with ASCII spaces (20h), defining the vendor part number or product name. A value of all zero in the 16 byte field indicates that the Vendor Part Number is unspecified. Vendor is the CFP module vendor.

#### 6.6.6.34 Vendor Serial Number (8044h)

It is a 16 byte field that contains ASCII characters, left aligned and padded on the right with ASCII spaces (20h), defining the vendor's serial number. A value of all zero in the 16 byte field indicates that the Vendor SN is unspecified. Vendor is the CFP module vendor.

#### 6.6.6.35 Date Code (8054h)

It is an 8 byte field that contains the vendor's date code in ASCII characters. A value of all zero in the 8 byte field indicates that the Vendor date code is unspecified. Vendor is the CFP module vendor.

#### 6.6.6.36 Lot Code (805Ch)

It is a 2-byte field that contains the vendor's lot code in ASCII characters. A value of all zero in the 2byte field indicates that the Vendor lot code is unspecified. Vendor is the CFP module vendor.

#### 6.6.6.37 *CLEI Code (805Eh)*

It is a 10 byte field that contains the Common Language Equipment Identifier code in ASCII characters. A value of all zero in the 10 byte field indicates that the CLEI code is unspecified.

# 6.6.6.38 CFP MSA Hardware Specification Revision Number (8068h) It indicates the CFP MSA hardware specification version number supported by the

transceiver. This 8-bit value represents the version number times 10. This yields a max of 25.5 revisions.

6.6.6.39 CFP MSA Management Interface Specification Revision Number (8069h) It indicates the CFP MSA Management specification version number supported by the CFP module. This 8-bit value represents the version number times 10. This yields a max of 25.5 revisions.

#### 6.6.6.40 Module Hardware Version Number (806Ah)

It is a 2-byte number in the format of x.y with x at lower address and y at higher address. In each register this 8-bit value represents the version number from 0 to 255. A value of all zero in this 2-byte field indicates that the vendor HW version number is unspecified.

#### 6.6.6.41 Module Firmware Version Number (806Ch)

It is a 2-byte field in the format of "x.y". The "x" value is contained within the lower address. The "y" value is contained in the upper address. In each register this 8-bit value represents the release number from 0 to 255. A value of all zero in this 2-byte field indicates that the vendor FW version number is unspecified.

# 6.6.6.42 Digital Diagnostic Monitoring Type (806Eh) It is a one byte field with 8 single bit indicators describing how DDM functions are implemented in CFP module.



#### 6.6.6.43 Digital Diagnostic Monitoring Capability 1 (806Fh)

It describes DDM functions implemented at CFP module level (not lane specific). This

MSA draft specifies 4 A/D inputs, transceiver SOA bias current monitor, transceiver power supply voltage monitor, transceiver internal temperature monitor, and transceiver case temperature monitor. The last quantity, transceiver case temperature monitor is intended for supplying an additional monitor to transceiver internal temperature monitor. The definition and implementation of case temperature is left to be specified by vendor

datasheet.

6.6.6.44 Digital Diagnostic Monitoring Capability 2 (8070h) It describes DDM functions implemented at network lane level.

### 6.6.6.45 Module Enhanced Options (8071h)

It describes enhanced optional functions implemented in CFP module. Refer to register description for details.

#### 6.6.6.46 Maximum High-Power-up Time (8072h)

It is for a vendor defined parameter which specifies the maximum time to transit the "High- Power-up" state shown in *Figure 3 State Transition Diagram during Startup and Turn-off.* The Host may use this value as the time-out value. It is an unsigned 8-bit value \* 1 second. Use 1 second if the actual time is less than one second.

## 6.6.6.47 Maximum TX-Turn-on Time (8073h) It is for a vendor defined parameter which specifies the maximum time to transit the "TX Turn-on" state shown in *Figure 3 State Transition Diagram during Startup and*

Turn-off.

The Host may use this value as the time-out value. It is an unsigned 8-bit value in units of 1 second. Use 1 second if the actual time is less than 1 second.

### 6.6.6.48 Host Lane Signal Spec (8074h)

It specifies the host lane signal type a module supports. Refer to register description for details.

### 6.6.6.49 Heat Sink Type (8075h)

It identifies if the top surface of the CFP module has a flat top or integrated heat sink. The CFP MSA supports various networking applications which may require different thermal management solutions. The default top surface of the CFP module is a flat top, however, some networking applications will benefit from an integrated heat sink. An integrated heat sink complies with the total module height requirements and shall not disrupt, disable nor damage any riding heat sink system. For further details, refer to the CFP MSA Hardware specification.

## 6.6.6.50 Maximum TX-Turn-off Time (8076h)

It is for a vendor defined parameter which specifies the maximum time to transit the "TX Turn-off" state shown in *Figure 3 State Transition Diagram during Startup and Turn-off.* 

The Host may use this value as the time-out value. It is an unsigned 8-bit value in units of ms. Use 1 ms if the actual time is less than 1 second.

### 6.6.6.51 Maximum High-Power-down Time (8077h)

It is for a vendor defined parameter which specifies the maximum time to transit the "High- Powerdown" state shown in *Figure 3 State Transition Diagram during Startup and Turn-off*. The Host may use this value as the time-out value. It is an unsigned 8-bit value \* 1 second. Use 1 second if the actual time is less than one second.



#### 6.6.6.52 Module Enhanced Options 2 (8078h)

It describes the second enhanced optional functions implemented in CFP module. Refer to register description for details.

#### 6.6.6.53 Transmitter Monitor Clock Options (8079h)

This register contains the transmitter monitor clock option bits. The clock is intended to be used as a reference for measurements of the optical output. If provided, the clock shall operate at a rate relative to the optical lane rate of 1/16 rate for 40Gbit/s applications and a 1/8 rate of 25Gbit/s for 100Gbit/s applications. Another option is a clock at 1/16 or 1/64 the rate of transmitter electrical input data.

#### 6.6.6.54 Receiver Monitor Clock Options (807Ah)

This register contains the receiver monitor clock option bits. The clock is intended to be used as a reference for measurements of the optical input. If provided, the clock shall

operate at a rate relative to the optical lane rate of 1/16 rate for 40Gbit/s applications and a 1/8 rate of 25Gbit/s for 100Gbit/s applications. Another option is a clock at 1/16 or 1/64 the rate of transmitter electrical input data.

#### 6.6.6.55 Module Enhanced Options 3 (807Bh)

It describes the third enhanced optional functions implemented in CFP module. Refer to register description for details.

6.6.6.56 *CFP NVR 1 Checksum (807Fh)* It is the 8 bit unsigned result of the checksum of all of the CFP register LSB contents from addresses 8000h to 807Eh inclusive. Note that all the reserved registers have zero value contribution to the calculation of this Checksum.



6.6.7 Load/Save MSA

					Load/Save MSA	
	Refresh Page	Write MSA to HW			Save MSA to file	Load MSA from file
	Address	Data(Hex)	Data(Dec.)	Data(Ascii)	MSA Description	_
Þ	CFP NVR 1 32768(8000h)	00	00		Module Identifier	-
	CFP NVR 1 32769(8001h)	00	00		Extended Identifier	
	CFP NVR 1 32770(8002h)	00	00		Connector Type Code	
	CFP NVR 1 32771(8003h)	00	00		Ethernet Application Code	
	CFP NVR 1 32772(8004h)	00	00		Fiber Channel Application Code	
	CFP NVR 1 32773(8005h)	00	00		Copper Link Application Code	
	CFP NVR 1 32774(8006h)	00	00		SONET/SDH Application Code	
	CFP NVR 1 32775(8007h)	00	00		OTN Application Code	
	CFP NVR 1 32776(8008h)	00	00		Additional Capable Rates Supported	
	CFP NVR 1 32777(8009h)	00	00		Number of Lanes Supported	
	CFP NVR 1 32778(800Ah)	00	00		Media Properties	
	CFP NVR 1 32779(800Bh)	00	00		Maximum Network Lane Bit Rate	
	CFP NVR 1 32780(800Ch)	00	00		Maximum Host Lane Bit Rate	
	CFP NVR 1 32781(800Dh)	00	00		Maximum Single Mode Optical Fiber Length	
	CFP NVR 1 32782(800Eh)	00	00		Maximum Multi-Mode Optical Fiber Length	
	CFP NVR 1 32783(800Fh)	00	00		Maximum Copper Cable Length	
	CFP NVR 1 32784(8010h)	00	00		Transmitter Spectral Characteristics 1	
	CFP NVR 1 32785(8011h)	00	00		Transmitter Spectral Characteristics 2	
	CFP NVR 1 32786(8012h)	00	00		Minimum Wavelength per Active Fiber	
	CFP NVR 1 32787(8013h)	00	00		Minimum Wavelength per Active Fiber	

#### Figure 44 Load/Save MSA screen

this screen allows user to Load or Save his custom CFP configuration . once data is gathered, it will be displayed in a grid showing : register address, hex value, ASCII value, register description.

- Refresh Page button: Read CFP MSA Registers, and refresh values.
- Write MSA to HW button: Write the current MSA configuration to CFP module.
- Save MSA to file button: saves the current MSA memory to a file using csv(comma separated values) format.
- Load MSA from file button: Loads MSA values from file and map it to MSA memory.

#### 6.6.8 CFP Module Vendor I/O pins

These pins can be controlled by the external pin header J18 on the Host Board, or from the GUI.



Press Refresh P	ige to get the actual status of the pins before setting the new values
	VND_IO_A
	O V O 3.3 V
	VND_IO_B
	O 0 V O 3.3 V
	VND_IO_C
	O 0 V O 3.3 V
ins Control Mode	VND_I0_D
i Software	O 0 V O 3.3 V
O Hardware	VND_IO_E
	O V O 3.3 V
	VND_IO_F
	O 0 V O 3.3 V
	VND_IO_G
	O 0 V O 3.3 V
	VND_IO_H
	O 0 V O 3.3 V
	VND IO I

Figure 45. VND IO Tab

This is the VND IO tab which provides control access to CFP Module Vendor I/O

pins. In Pins Control Mode

-Select Software option to gain Software control for VND\_IO pins, and drive them from the host microcontroller -Select Hardware option to release the pins from microcontroller and control them from pin header male J18 on the Host by either applying 3.3V or 0V from an external source.

#### Software Mode:

The Refresh Page button will read the current pins status and update the GUI values accordingly, thus user can check the current state of all VND\_IO pins at any time by pressing the refresh button. Each VND\_IO pin can be controlled from its corresponding GroupBox, allowing user to set any pin independently to 0V or 3.3V.



# 6.7 Additional Control

# 6.7.1 Changing Port Address

When the module is initialized, the default port address is automatically set to 0.

However the user will be able to change the Port Address anytime by entering the new Hexadecimal value in the textbox shown in the below Figure and Press the Set button.

multiLane
CFP Host
Port Address (Hex)

Figure 46 GUI Header



### 6.7.2 Additional GUI tabs

Two tabs can be brought up to allow additional

control: 1- Threshold registers tab

2- DVT tab

In order to show these tabs, user can double click on the CFP Host label that is shown on Figure 46 above,

the following Maintenance window will show up:

Enter Password	to continue to	Maintenance Mode
•••••		]
	Cancel	ОК

Figure 47 Maintenance window

The password to be entered is: MLCFP

When you press the OK button you will recognize that 2 new tabs are now available on the GUI, as the below

figure shows:







# 6.7.2.1 Threshold Registers

Figure 49Threshold registers

This tab allows the user to update the values of the alarm and warning threshold

registers. the minimum and maximum scope of the values is as specified by CFP MSA.

Each A/D value has a corresponding high alarm, low alarm, high warning and low warning

threshold. the below figure shows the MSA memory map for the above values.

				CFP NVR 2		
Hex	Size	Access	Bit	Register Name	Description	LSB
Addr		Туре		Bit Field Name		Unit
				Alarm/Warning Threshold Reg	yisters	
8080	2	RO	7~0	Transceiver Temp High Alarm Threshold	These thresholds are a signed 16-bit integer with LSB = $1/256$ of a degree	1/256 degC
8082	2	RO	7~0	Transceiver Temp High Warning Threshold	Celsius representing a range from -128 to + 127 255/256 degree C. MSA valid	
8084	2	RO	7~0	Transceiver Temp Low Warning Threshold	stored at low address, LSB stored at	
8086	2	RO	7~0	Transceiver Temp Low Alarm Threshold	ngn address.	
8088	2	RO	7~0	VCC High Alarm Threshold	These thresholds are an unsigned 16-	0.1
808A	2	RO	7~0	VCC High Warning Threshold	bit integer with LSB = 0.1 mV,	mV
808C	2	RO	7~0	VCC Low Warning Threshold	to 6 5535 V MSB stored at low	
808E	2	RO	7~0	VCC Low Alarm Threshold	address, LSB stored at high address.	
8090	2	RO	7~0	SOA Bias Current High Alarm Threshold	These threshold values are an unsigned 16-bit integer with LSB = 2	2 uA
8092	2	RO	7~0	SOA Bias Current High Warning Threshold	uA, representing a range of current from 0 to 131.072 mA. MSB stored at	
8094	2	RO	7~0	SOA Bias Current Low Warning Threshold	low address, LSB stored at high address.	
8096	2	RO	7~0	SOA Bias Current Low Alarm Threshold		

8098	2	RO	7~0	Auxiliary 1 Monitor High Alarm Threshold	TBD	TBD
809A	2	RO	7~0	Auxiliary 1 Monitor High Warning Threshold	TBD	
809C	2	RO	7~0	Auxiliary 1 Monitor Low Warning Threshold	TBD	-
809E	2	RO	7~0	Auxiliary 1 Monitor Low Alarm Threshold	TBD	-
80A0	2	RO	7~0	Auxiliary 2 Monitor High Alarm Threshold	TBD	TBD
80A2	2	RO	7~0	Auxiliary 2 Monitor High Warning Threshold	TBD	
80A4	2	RO	7~0	Auxiliary 2 Monitor Low Warning Threshold	TBD	
80A6	2	RO	7~0	Auxiliary 2 Monitor Low Alarm Threshold	TBD	
80A8	2	RO	7~0	Laser Bias Current High Alarm Threshold	Alarm and warning thresholds for measured laser bias current.	See A2A0h
80AA	2	RO	7~0	Laser Bias Current High Warning Threshold	Reference A2A0h Description for additional information. MSB stored at	
80AC	2	RO	7~0	Laser Bias Current Low Warning Threshold	address, LSB stored at high	
80AE	2	RO	7~0	Laser Bias Current Low Alarm Threshold		
80B0	2	RO	7~0	Laser Output Power High Alarm Threshold	Alarm and warning thresholds for measured laser output power.	See A2B0h
80B2	2	RO	7~0	Laser Output Power High Warning Threshold	Reference A2B0h Description for additional information. MSB stored at	
80B4	2	RO	7~0	Laser Output Power Low Warning Threshold	low address, LSB stored at high address.	
80B6	2	RO	7~0	Laser Output Power Low Alarm Threshold	_	
80B8	2	RO	7~0	Laser Temperature High Alarm Threshold	Alarm and warning thresholds for measured received input power.	See A2C0h
80BA	2	RO	7~0	Laser Temperature High Warning Threshold	Reference A2C0h Description for additional information. MSB stored at	
80BC	2	RO	7~0	Laser Temperature Low Warning Threshold	address.	
80BE	2	RO	7~0	Laser Temperature Low Alarm Threshold		
80C0	2	RO	7~0	Receive Optical Power High Alarm Threshold	Alarm and warning thresholds for measured received input power.	See A2D0h
80C2	2	RO	7~0	Receive Optical Power High Warning Threshold	Reference A2D0h Description for additional information. MSB stored at	
80C4	2	RO	7~0	Receive Optical Power Low Warning Threshold	address.	
80C6	2	RO	7~0	Receive Optical Power Low Alarm Threshold	_	
80C8	55	RO	7~0	Reserved		0
80FF	1	RO	7~0	CFP NVR 2 Checksum	The 8-bit unsigned sum of all CFP NVR 2 contents from address 8080h through 80FEh inclusive.	NA

Figure 50 Threshold registers MSA memory map

multiLane



# 6.7.2.2 DVT tab

0			Control/Status	
			Control	Status
			PROG_CONTROL[1]	MOD_ABS
			PROG_CONTROL[2]	PROG_ALM1
Deed Oldste			PROG_CONTROL[3]	PROG_ALM2
D.A(bex) Reg.	A(hex) Data(hex)		TX_DIS	PROG_ALM3
	Rea	Write	MOD_LOPWR	RX_LOS
				GLB ALM

# Figure 51 DVT tab

This tab allows user to directly control the ML4018 Micro.

- One can choose a specific Port Address on the Micro and Get or Set its value(in Hex).
- Read/Write MDIO from a specific Device Address and Register Address.
- Change the control pins level.
- Get the Status pins values.



# 7. CFP Loopback plugged into the CFP Host

The CFP Host, product number: ML4018 and Break Out, product number: ML4014



Figure 52: CFP Loopback plugged into the Host

The Above figure shows the CFP Loopback (ML4013) plugged into its CFP Host (ML4018). The host is compatible with different modules like CFP Break-Out (ML4014), CFP Loopback (ML4013) and others. Using ML4013 with ML4018 will allow you to go through extra features while testing, in addition to a GUI provided which is used to communicate with the ML4018 MSA Compliant CFP Host Board and the ML4013 MSA Compliant CFP Loopback module or any other MSA Compliant CFP module for that matter.

This is the hardware revision number 2 of the CFP Host hardware where we added the following features:

- 1. Bring the VEND\_IO\_(A-J) to the on-board micro as well as to a 9 pin header. The user have the ability to change the VEND\_IO\_(A-J) either from the software or hardware.
- 2. 2 power voltages option either the 3.3V or the 5V.



Figure 53. VND\_IO\_A & VND\_IO\_J



You can also find a Tab in the GUI to allow you choosing between 2 control modes for VND\_IO pins: 1- By hardware and the pins are controlled from the 9-pin header male shown on the below picture. 2- By software and then you can have direct control to the pins from GUI, this way the micro will be driving the pins.



# 8. ML4014 CFP Break-Out

# 8.1 **Product description**

# 8.1.1 Overview

Our ML4014 40/100G CFP Break-Out Module is designed to provide an efficient and easy method of interconnect testing between the host and a CFP module on a line card, blade or other type of PCB.

The ML4014 simply plugs into a MSA compliant CFP slot and provides high signal integrity characteristics. It comes complete with 42 coaxial cables.

# 8.1.2 Features

- 10 TX and 10 RX lanes, high speed signal accessible through 40 coaxial cables for data.
- High performance signal integrity traces from coax to interface.
- Operates up to 11.2 Gb/s per channel.
- CFP MSA form factor.
- 148 pin electrical connector.

# 8.1.3 Applications

- CFP line card testing
- System characterization.
- Signal integrity analysis of ASIC to CFP host connector.
- Receiver Tolerance testing of ASIC from CFP host connector.
- Functional verification using loopback functions.

# 8.2 Installing the CFP break out module

To install the CFP breakout module, follow these steps:

1. Attach an ESD wrist strap to yourself on one end and a properly grounded point on the chassis or the rack on the other end.

- 2. The CFP transceiver module is located inside its metallic shell.
- 3. Hold the shell so that the identifier label is on the top.
- 4. Align the CFP shell in front of the module's transceiver socket opening.

5. Carefully slide the CFP shell into the socket until the transceiver makes contact with the socket electrical connector.


## 9. Manual Revision History

This section describes the changes that were implemented in this document. The changes are listed by revision, starting with the most current publication. Revision 0.1, July 26<sup>th</sup>, 2012: First publication of this document. Revision 0.2, August 7th, 2012: Additions of sections 6.5.1 CFP Initialization sequence and 6.5.2 MDIO SIGNALS Addressing and frame structure. Revision 0.2.1, August 13<sup>th</sup>, 2012: Addition of the Power Requirements section 7.1.5. Revision 0.2.2, September 5<sup>th</sup>, 2012: It is talking about the hardware revision number 2 additions that already described in this manual section "CFP Loopback plugged into the CFP Host". Revision 0.2.4, November 19th 2012: 6.5.6-Temperature Monitoring, changed default values: LA=0 and LW =5. New CFP ML4013 picture page 10. Revision 0.2.5, ML4014 : updated specs. Revision 0.3.0, May 14<sup>th,</sup> 2014: updated parag 6.5.7 : defined two PWM modes Added parag 6.5.10 Revision 0.3.1, March 3<sup>rd,</sup> 2016: changed parag 7.1.5. Revision 0.3.2, June 29th 2016: fixed some pictures

display

North America 48521 Warm Springs Blvd. Suite 310 Fremont, CA 94539 USA

+1 510 573 6388

Worldwide

Houmal Technology Park Askarieh Main Road Houmal, Lebanon +961 5 941 668

## Asia

14F-5/ Rm.5, 14F., No 295 Sec.2, Guangfu Rd. East Dist., Hsinchu City 300, Taiwan (R.O.C) +886 3 5744 591